{"id":"https://openalex.org/W2112799701","doi":"https://doi.org/10.1109/icvd.2004.1261066","title":"CMOS circuit design for minimum dynamic power and highest speed","display_name":"CMOS circuit design for minimum dynamic power and highest speed","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2112799701","doi":"https://doi.org/10.1109/icvd.2004.1261066","mag":"2112799701"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1261066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1261066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108746583","display_name":"T. Raja","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Raja","raw_affiliation_strings":["Department of ECE, Rutgers University, Piscataway, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Rutgers University, Piscataway, NJ, USA","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V.D. Agrawal","raw_affiliation_strings":["Department of ECE, Rutgers University, Piscataway, NJ, USA","ECE Department, Aubum University, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Rutgers University, Piscataway, NJ, USA","institution_ids":["https://openalex.org/I102322142"]},{"raw_affiliation_string":"ECE Department, Aubum University, AL, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020404037","display_name":"M.L. Bushnell","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.L. Bushnell","raw_affiliation_strings":["Department of ECE, Rutgers University, Piscataway, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Rutgers University, Piscataway, NJ, USA","institution_ids":["https://openalex.org/I102322142"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I102322142"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":null,"first_page":"1035","last_page":"1040"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.6835126876831055},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6573874354362488},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6012179255485535},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5999342799186707},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5427013635635376},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.536474883556366},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.533793568611145},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4982635974884033},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48587244749069214},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.47511085867881775},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4226140081882477},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.42106470465660095},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3067243695259094},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25869619846343994},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12209510803222656},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11507782340049744}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.6835126876831055},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6573874354362488},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6012179255485535},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5999342799186707},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5427013635635376},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.536474883556366},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.533793568611145},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4982635974884033},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48587244749069214},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.47511085867881775},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4226140081882477},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.42106470465660095},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3067243695259094},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25869619846343994},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12209510803222656},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11507782340049744},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icvd.2004.1261066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1261066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.84.1103","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.84.1103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/~vagrawal/TALKS/vd04_lowp.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1524395314","https://openalex.org/W1539883310","https://openalex.org/W1543643719","https://openalex.org/W1558050744","https://openalex.org/W1569550779","https://openalex.org/W1578597091","https://openalex.org/W1964166152","https://openalex.org/W2033724727","https://openalex.org/W2060393099","https://openalex.org/W2061480240","https://openalex.org/W2115028095","https://openalex.org/W2115047803","https://openalex.org/W2118946420","https://openalex.org/W2124201588","https://openalex.org/W2138086100","https://openalex.org/W2143093341","https://openalex.org/W2149661268","https://openalex.org/W2153529477","https://openalex.org/W2161828911","https://openalex.org/W2162211138","https://openalex.org/W2163724426","https://openalex.org/W3144286773","https://openalex.org/W4240332588","https://openalex.org/W4241987548","https://openalex.org/W4247494086","https://openalex.org/W6634336121"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1927636319","https://openalex.org/W3015599398","https://openalex.org/W2792778858","https://openalex.org/W2188730438","https://openalex.org/W2367816239","https://openalex.org/W1875529755","https://openalex.org/W1997308464","https://openalex.org/W2123314372","https://openalex.org/W2114992783"],"abstract_inverted_index":{"A":[0,23,182],"new":[1,221],"low-power":[2,205],"design":[3,155,214,222],"method":[4],"produces":[5],"CMOS":[6],"circuits":[7,206],"that":[8,121,186],"consume":[9],"the":[10,15,20,61,65,68,93,99,113,116,127,131,137,144,167,173,201,208,220],"least":[11],"dynamic":[12],"power":[13,158,175],"at":[14],"highest":[16],"speed":[17],"permitted":[18],"under":[19],"technology":[21,40],"constraint.":[22],"gate":[24,111,142,189],"is":[25,52,60,90,133,147],"characterized":[26],"by":[27,54,162],"an":[28],"inertial":[29,100],"delay":[30,101,129,151,217],"and":[31,37,48,126],"separate":[32],"delays":[33,72,108],"between":[34,67],"its":[35],"inputs":[36,78],"output.":[38],"The":[39,212],"constraint,":[41],"related":[42],"to":[43,70,74,92,106,178],"feasible":[44],"ranges":[45],"of":[46,50,77,79,112,130,136,172,200],"lengths":[47],"widths":[49],"transistors,":[51],"specified":[53],"a":[55,80,84,179,191,195],"parameter":[56],"u/sub":[57,118],"b/.":[58],"It":[59],"upper":[62],"bound":[63],"on":[64],"difference":[66],"input":[69,105],"output":[71,107],"corresponding":[73],"any":[75,150],"pair":[76],"gate.":[81],"We":[82,165],"formulate":[83],"linear":[85],"program":[86],"(LP)":[87],"whose":[88],"size":[89],"proportional":[91],"circuit":[94,114,132,168,197],"size.":[95],"This":[96],"LP":[97],"determines":[98],"as":[102,104],"well":[103],"for":[109],"each":[110,188],"with":[115,170,190],"given":[117],"b/,":[119],"such":[120],"all":[122],"glitches":[123],"are":[124],"eliminated":[125],"overall":[128,210],"minimized.":[134],"Because":[135],"additional":[138],"flexibility":[139],"in":[140],"specifying":[141],"delays,":[143],"glitch":[145],"suppression":[146],"guaranteed":[148],"without":[149],"buffers.":[152],"Hence":[153],"this":[154],"consumes":[156],"less":[157],"than":[159],"those":[160],"designed":[161,166],"other":[163],"methods.":[164],"c1355":[169,196],"46%":[171],"original":[174,202],"dissipation":[176],"compared":[177],"reference":[180],"design.":[181],"previously":[183],"published":[184],"method,":[185],"characterizes":[187],"single":[192],"delay,":[193],"produced":[194],"consuming":[198],"58%":[199],"power.":[203],"Both":[204],"had":[207],"same":[209],"delay.":[211],"previous":[213],"required":[215],"224":[216],"buffers,":[218],"whereas":[219],"needed":[223],"none.":[224]},"counts_by_year":[{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}