{"id":"https://openalex.org/W2115541788","doi":"https://doi.org/10.1109/icvd.2004.1261049","title":"Synthesis-driven exploration of pipelined embedded processors","display_name":"Synthesis-driven exploration of pipelined embedded processors","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2115541788","doi":"https://doi.org/10.1109/icvd.2004.1261049","mag":"2115541788"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1261049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1261049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006818844","display_name":"Prabhat Mishra","orcid":"https://orcid.org/0000-0003-3653-6221"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Mishra","raw_affiliation_strings":["Architectures and Compilers for Embedded Systems (ACES) Laboratory, Center for Embedded Computer Systems, University of California, Irvine, CA, USA","Archit. & Compilers for Embedded Syst. Lab., California Univ., Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Architectures and Compilers for Embedded Systems (ACES) Laboratory, Center for Embedded Computer Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I204250578"]},{"raw_affiliation_string":"Archit. & Compilers for Embedded Syst. Lab., California Univ., Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047988079","display_name":"Arun Kejariwal","orcid":"https://orcid.org/0009-0006-6172-2973"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]},{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Kejariwal","raw_affiliation_strings":["Architectures and Compilers for Embedded Systems (ACES) Laboratory, Center for Embedded Computer Systems, University of California, Irvine, CA, USA","Archit. & Compilers for Embedded Syst. Lab., California Univ., Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Architectures and Compilers for Embedded Systems (ACES) Laboratory, Center for Embedded Computer Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I204250578"]},{"raw_affiliation_string":"Archit. & Compilers for Embedded Syst. Lab., California Univ., Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Dutt","raw_affiliation_strings":["Architectures and Compilers for Embedded Systems (ACES) Laboratory, Center for Embedded Computer Systems, University of California, Irvine, CA, USA","Archit. & Compilers for Embedded Syst. Lab., California Univ., Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Architectures and Compilers for Embedded Systems (ACES) Laboratory, Center for Embedded Computer Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I204250578"]},{"raw_affiliation_string":"Archit. & Compilers for Embedded Syst. Lab., California Univ., Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006818844"],"corresponding_institution_ids":["https://openalex.org/I204250578","https://openalex.org/I4210145666"],"apc_list":null,"apc_paid":null,"fwci":4.2255,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.93827763,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"921","last_page":"926"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7325625419616699},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5564127564430237},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4959777295589447},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3777150511741638}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7325625419616699},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5564127564430237},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4959777295589447},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3777150511741638}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1261049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1261049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7400000095367432,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1508530389","https://openalex.org/W1555915743","https://openalex.org/W1612189975","https://openalex.org/W1954375898","https://openalex.org/W2010074783","https://openalex.org/W2014714034","https://openalex.org/W2110440920","https://openalex.org/W2137474858","https://openalex.org/W2146147106","https://openalex.org/W2156088664","https://openalex.org/W2157328413","https://openalex.org/W2169406908","https://openalex.org/W2542693654","https://openalex.org/W2725179571","https://openalex.org/W4234251183","https://openalex.org/W4240822630","https://openalex.org/W4250132578","https://openalex.org/W6676285361","https://openalex.org/W6680818068","https://openalex.org/W7030273692"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"Recent":[0],"advances":[1],"on":[2],"language":[3,51],"based":[4,52],"software":[5],"toolkit":[6],"generation":[7,27],"enables":[8],"performance":[9],"driven":[10],"exploration":[11,53,101,126],"of":[12,28,41,73,96,106,132],"embedded":[13],"systems":[14],"by":[15,127],"exploiting":[16],"the":[17,32,42,90,97,104,121],"application":[18],"behavior.":[19],"There":[20],"is":[21,86],"a":[22,50,118],"need":[23],"for":[24,61,117,123],"an":[25,130],"automatic":[26],"hardware":[29],"to":[30,88],"determine":[31,89],"required":[33],"silicon":[34],"area,":[35,91],"clock":[36,94],"frequency,":[37],"and":[38,79,93,125],"power":[39,105],"consumption":[40],"candidate":[43],"architectures.":[44,99],"In":[45],"this":[46],"paper,":[47],"we":[48],"present":[49],"framework":[54,65],"that":[55],"automatically":[56],"generates":[57],"synthesizable":[58],"RTL":[59,85],"models":[60],"pipelined":[62],"processors.":[63],"Our":[64,100],"allows":[66],"varied":[67],"micro-architectural":[68],"modifications,":[69],"such":[70],"as,":[71],"addition":[72],"pipeline":[74,76],"stages,":[75],"paths,":[77],"opcodes":[78],"new":[80],"functional":[81,113],"units.":[82],"The":[83],"generated":[84],"synthesized":[87],"power,":[92],"frequency":[95],"modified":[98],"results":[102],"demonstrate":[103],"reuse":[107],"in":[108,120],"composing":[109],"heterogeneous":[110],"architectures":[111],"using":[112],"abstraction":[114],"primitives":[115],"allowing":[116],"reduction":[119],"time":[122],"specification":[124],"at":[128],"least":[129],"order":[131],"magnitude.":[133]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}