{"id":"https://openalex.org/W2134188796","doi":"https://doi.org/10.1109/icvd.2004.1261047","title":"Application Specific Instruction Set Processors: redefining hardware-software boundary","display_name":"Application Specific Instruction Set Processors: redefining hardware-software boundary","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2134188796","doi":"https://doi.org/10.1109/icvd.2004.1261047","mag":"2134188796"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1261047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1261047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100712113","display_name":"Chandra Shekhar","orcid":"https://orcid.org/0000-0002-2114-9096"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"C. Shekhar","raw_affiliation_strings":["IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","IC Design Group, CEERI, Pilani, India"],"affiliations":[{"raw_affiliation_string":"IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"IC Design Group, CEERI, Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053636373","display_name":"R. S. Singh","orcid":"https://orcid.org/0000-0003-3268-7057"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Raj Singh","raw_affiliation_strings":["IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","IC Design Group, CEERI, Pilani, India"],"affiliations":[{"raw_affiliation_string":"IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"IC Design Group, CEERI, Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059342552","display_name":"Arindam Mandal","orcid":"https://orcid.org/0000-0003-2804-3638"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A.S. Mandal","raw_affiliation_strings":["IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","IC Design Group, CEERI, Pilani, India"],"affiliations":[{"raw_affiliation_string":"IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"IC Design Group, CEERI, Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015476083","display_name":"S.C. Bose","orcid":null},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S.C. Bose","raw_affiliation_strings":["IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","IC Design Group, CEERI, Pilani, India"],"affiliations":[{"raw_affiliation_string":"IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"IC Design Group, CEERI, Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101593160","display_name":"Ravi Saini","orcid":"https://orcid.org/0000-0003-0288-341X"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Saini","raw_affiliation_strings":["IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","IC Design Group, CEERI, Pilani, India"],"affiliations":[{"raw_affiliation_string":"IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"IC Design Group, CEERI, Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112578654","display_name":"Pramod Tanwar","orcid":null},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Tanwar","raw_affiliation_strings":["IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","IC Design Group, CEERI, Pilani, India"],"affiliations":[{"raw_affiliation_string":"IC Design Group, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"IC Design Group, CEERI, Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100712113"],"corresponding_institution_ids":["https://openalex.org/I41763900"],"apc_list":null,"apc_paid":null,"fwci":0.7899,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.72830484,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"915","last_page":"918"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8098564147949219},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7778103947639465},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6572303771972656},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5517324805259705},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.5298640131950378},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5233401656150818},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5167147517204285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5142311453819275},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4606693983078003},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4404904246330261},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.27810993790626526},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15655454993247986},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.15499165654182434},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11873987317085266}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8098564147949219},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7778103947639465},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6572303771972656},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5517324805259705},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.5298640131950378},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5233401656150818},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5167147517204285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5142311453819275},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4606693983078003},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4404904246330261},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27810993790626526},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15655454993247986},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.15499165654182434},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11873987317085266},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1261047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1261047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320729","display_name":"Department of Information Technology, Ministry of Communications and Information Technology","ror":"https://ror.org/02z31cn83"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W2062999595","https://openalex.org/W2094079167","https://openalex.org/W2145946269","https://openalex.org/W2150601807","https://openalex.org/W2725179571","https://openalex.org/W4242934305","https://openalex.org/W4242985217","https://openalex.org/W6666361701","https://openalex.org/W6681298414","https://openalex.org/W6824577725"],"related_works":["https://openalex.org/W1998013902","https://openalex.org/W3002622661","https://openalex.org/W2031976241","https://openalex.org/W172453965","https://openalex.org/W2125503095","https://openalex.org/W2094550651","https://openalex.org/W37150954","https://openalex.org/W4254602588","https://openalex.org/W2045325972","https://openalex.org/W1980898636"],"abstract_inverted_index":{"Logic":[0],"functions":[1],"have":[2,74],"many":[3],"different":[4,19],"architectural":[5,26],"alternatives":[6],"for":[7],"their":[8],"implementations.":[9],"These":[10],"range":[11],"from":[12],"dedicated":[13,64,135],"combinational":[14],"and":[15,34,49,67,80,130,138,145],"sequential":[16],"architectures":[17,55,66,70,104,137,144,152],"to":[18,125],"types":[20],"of":[21,32,38,78,94,99,103,121,132,150],"programmable":[22,108],"CPU":[23,72],"architectures.":[24,118],"Each":[25],"alternative":[27],"presents":[28],"a":[29,75,157],"unique":[30],"set":[31],"advantages":[33],"limitations.":[35],"The":[36,119],"choice":[37],"an":[39],"architecture":[40],"is":[41,83,124],"decided":[42],"based":[43,141],"on":[44],"how":[45,147],"well":[46],"the":[47,54,58,63,68,92,96,111,127,134,139,148],"speed-power-cost":[48],"design":[50],"time":[51],"trade-offs":[52],"that":[53,87],"offers":[56],"matches":[57],"design's":[59],"requirement.":[60],"While":[61],"both":[62,100,133],"hardware":[65,136],"software":[69,140],"(programmable":[71],"based)":[73],"long":[76],"history":[77],"research":[79],"exploration,":[81],"it":[82],"comparatively":[84],"more":[85],"recently":[86],"one":[88],"has":[89],"started":[90],"seeing":[91],"trend":[93],"leveraging":[95],"best":[97],"features":[98],"these":[101,151],"kinds":[102],"via":[105],"designing":[106],"new":[107],"architectures,":[109],"namely":[110],"Application":[112],"Specific":[113],"Instruction":[114],"Set":[115],"Processor":[116],"(ASIP)":[117],"idea":[120],"present":[122],"paper":[123],"discuss":[126],"comparative":[128],"benefits":[129],"limitations":[131],"general":[142],"purpose":[143],"identify":[146],"benefit":[149],"can":[153],"be":[154],"realized":[155],"through":[156],"single":[158],"architecture-the":[159],"ASIP":[160],"architecture.":[161]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}