{"id":"https://openalex.org/W2101324765","doi":"https://doi.org/10.1109/icvd.2004.1261019","title":"Built-in self-test technique for selective detection of neighbourhood pattern sensitive faults in memories","display_name":"Built-in self-test technique for selective detection of neighbourhood pattern sensitive faults in memories","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2101324765","doi":"https://doi.org/10.1109/icvd.2004.1261019","mag":"2101324765"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1261019","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1261019","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073623472","display_name":"R.S. Sable","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095456","display_name":"Tejas Networks (India)","ror":"https://ror.org/00wrset74","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210095456"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R.S. Sable","raw_affiliation_strings":["Tejas Networks India Private Limited, Bangalore, India","Tejas Networks Pvt. Ltd., Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tejas Networks India Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210095456"]},{"raw_affiliation_string":"Tejas Networks Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210095456"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113865936","display_name":"Rahul Saraf","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R.P. Saraf","raw_affiliation_strings":["Intel Technology India Private Limited, Bangalore, India","Intel Technology India Pvt. Ltd, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Technology India Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Technology India Pvt. Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028519358","display_name":"Rubin Parekhji","orcid":"https://orcid.org/0009-0000-6625-2786"},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R.A. Parekhji","raw_affiliation_strings":["Texas Instruments (India) Private Limited, Bangalore, India","Texas Instruments (India) Pvt Ltd, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments (India) Pvt Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112072593","display_name":"A. N. Chandorkar","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A.N. Chandorkar","raw_affiliation_strings":["Indian Institute of Technology, Mumbai, India","Indian Institute of Technology Mumbai India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Indian Institute of Technology Mumbai India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"753","last_page":"756"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.731742799282074},{"id":"https://openalex.org/keywords/neighbourhood","display_name":"Neighbourhood (mathematics)","score":0.7135023474693298},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.624391496181488},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5597683191299438},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.536771297454834},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.43743905425071716},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4237968325614929},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.413008451461792},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21448025107383728},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12754040956497192},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07687604427337646},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07301893830299377},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.06400960683822632},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06251296401023865}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.731742799282074},{"id":"https://openalex.org/C161677786","wikidata":"https://www.wikidata.org/wiki/Q2478475","display_name":"Neighbourhood (mathematics)","level":2,"score":0.7135023474693298},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.624391496181488},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5597683191299438},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.536771297454834},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.43743905425071716},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4237968325614929},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.413008451461792},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21448025107383728},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12754040956497192},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07687604427337646},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07301893830299377},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.06400960683822632},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06251296401023865},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icvd.2004.1261019","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1261019","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:dsapce.library.iitb.ac.in:10054/476","is_oa":false,"landing_page_url":"http://dspace.library.iitb.ac.in/xmlui/handle/10054/476","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:dspace.library.iitb.ac.in:10054/476","is_oa":false,"landing_page_url":"http://hdl.handle.net/10054/476","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W53227076","https://openalex.org/W289624287","https://openalex.org/W1515082873","https://openalex.org/W2047810296","https://openalex.org/W2078063367","https://openalex.org/W2101324765","https://openalex.org/W2106935654","https://openalex.org/W2111635399","https://openalex.org/W2144191732","https://openalex.org/W2163588567","https://openalex.org/W6675042792"],"related_works":["https://openalex.org/W2989159162","https://openalex.org/W2153201966","https://openalex.org/W2122754719","https://openalex.org/W2139513292","https://openalex.org/W1982569681","https://openalex.org/W776711554","https://openalex.org/W1874778078","https://openalex.org/W2536854812","https://openalex.org/W2005858638","https://openalex.org/W3147816099"],"abstract_inverted_index":{"Traditional":[0],"tests":[1,28],"for":[2,42,48,54,66,94,124],"memories":[3,44,77],"are":[4,81,105],"based":[5],"on":[6],"conventional":[7],"fault":[8,127],"models,":[9],"involving":[10],"the":[11,111,125],"address":[12,113],"decoder,":[13],"individual":[14],"memory":[15],"cells":[16],"and":[17,52,85,91,97,103,115],"a":[18,55,63],"limited":[19],"coupling":[20,36],"between":[21],"them.":[22],"The":[23],"algorithms":[24],"used":[25],"in":[26,74],"these":[27,58],"have":[29],"been":[30],"successively":[31],"augmented":[32],"to":[33],"consider":[34],"stronger":[35],"conditions.":[37],"Built-in":[38],"self-test":[39],"(BIST)":[40],"solutions":[41],"testing":[43],"today":[45],"incorporate":[46],"hardware":[47],"test":[49,116],"pattern":[50,70,117],"generation":[51,114,118],"application":[53],"variety":[56],"of":[57,68,82,100],"algorithms.":[59],"This":[60],"paper":[61],"presents":[62],"BIST":[64],"implementation":[65],"detection":[67],"neighbourhood":[69],"sensitive":[71],"faults":[72,80,93],"(NPSFs)":[73],"random":[75],"access":[76],"(RAMs).":[78],"These":[79],"different":[83],"classes":[84],"types.":[86],"More":[87],"specifically,":[88],"active,":[89],"passive":[90],"static":[92],"distance":[95],"1":[96,102],"2":[98],"neighbourhoods,":[99],"types":[101],"2,":[104],"considered.":[106],"It":[107],"is":[108],"shown":[109],"how":[110],"proposed":[112],"schemes":[119],"can":[120],"be":[121],"made":[122],"scaleable":[123],"given":[126],"type":[128],"under":[129],"consideration.":[130]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}