{"id":"https://openalex.org/W2104269227","doi":"https://doi.org/10.1109/icvd.2004.1260999","title":"Analog VLSI architecture for discrete cosine transform using dynamic switched capacitors","display_name":"Analog VLSI architecture for discrete cosine transform using dynamic switched capacitors","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2104269227","doi":"https://doi.org/10.1109/icvd.2004.1260999","mag":"2104269227"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112556114","display_name":"Ashis Kumar Mal","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A.K. Mal","raw_affiliation_strings":["Department of E & ECE, Indian Institute of Technology, Kharagpur, Kharagpur, India","Dept. of Electr., Electron. & Comput. Eng., IIT, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E & ECE, Indian Institute of Technology, Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Dept. of Electr., Electron. & Comput. Eng., IIT, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034075191","display_name":"Anindya Sundar Dhar","orcid":"https://orcid.org/0000-0001-5288-4715"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A.S. Dhar","raw_affiliation_strings":["Department of E & ECE, Indian Institute of Technology, Kharagpur, Kharagpur, India","Dept. of Electr., Electron. & Comput. Eng., IIT, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E & ECE, Indian Institute of Technology, Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Dept. of Electr., Electron. & Comput. Eng., IIT, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.16424267,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"666","last_page":"669"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.9175897240638733},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.7881994247436523},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7553561925888062},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6270006895065308},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5841103792190552},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4584566652774811},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.4503426253795624},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4091615676879883},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.36638516187667847},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3455714285373688},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33417344093322754},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.27400368452072144},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1997099220752716},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1577264964580536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15241464972496033},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11828312277793884},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11412879824638367},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09883415699005127},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.08711585402488708}],"concepts":[{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.9175897240638733},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.7881994247436523},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7553561925888062},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6270006895065308},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5841103792190552},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4584566652774811},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.4503426253795624},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4091615676879883},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.36638516187667847},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3455714285373688},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33417344093322754},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.27400368452072144},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1997099220752716},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1577264964580536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15241464972496033},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11828312277793884},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11412879824638367},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09883415699005127},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.08711585402488708},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1260999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W319761595","https://openalex.org/W561680175","https://openalex.org/W1564201208","https://openalex.org/W2031614119","https://openalex.org/W2055137459","https://openalex.org/W2102966428","https://openalex.org/W2105848320","https://openalex.org/W2124135306","https://openalex.org/W2128018010","https://openalex.org/W2166834335","https://openalex.org/W3147616483","https://openalex.org/W6678893433"],"related_works":["https://openalex.org/W2366352762","https://openalex.org/W2613964090","https://openalex.org/W2380425739","https://openalex.org/W2081322886","https://openalex.org/W2055682261","https://openalex.org/W2022568231","https://openalex.org/W2106726468","https://openalex.org/W3023045184","https://openalex.org/W1491867692","https://openalex.org/W2074830049"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3,38],"analog":[4],"VLSI":[5],"architecture,":[6],"to":[7,56,59,68,82],"compute":[8,69],"discrete":[9],"cosine":[10],"transform":[11],"(DCT),":[12],"using":[13,37],"switched-switched":[14],"capacitor":[15],"blocks.":[16],"The":[17],"scheme":[18],"operates":[19],"from":[20],"the":[21,33,50],"general":[22],"expression":[23],"of":[24,40,52],"DCT":[25,34],"where":[26,86],"input":[27],"samples":[28],"are":[29,45,92],"multiplied":[30,43],"by":[31],"all":[32],"coefficients":[35],"simultaneously":[36],"array":[39],"capacitors.":[41],"These":[42],"values":[44],"then":[46],"switched":[47],"parallely":[48],"with":[49,94],"help":[51],"a":[53],"cross-point":[54],"switch,":[55],"different":[57],"integrators":[58],"perform":[60],"multiplication":[61],"and":[62,71,73,84,89],"accumulation(MAC).":[63],"It":[64],"can":[65],"be":[66],"used":[67],"DHT,DST":[70],"DFT":[72],"also":[74],"its":[75],"inverses.":[76],"Proposed":[77],"architecture":[78],"is":[79],"very":[80],"simple":[81],"implement":[83],"suitable":[85],"silicon":[87],"area":[88],"power":[90],"issues":[91],"important":[93],"some":[95],"compromise":[96],"on":[97],"accuracy.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}