{"id":"https://openalex.org/W2153125431","doi":"https://doi.org/10.1109/icvd.2004.1260998","title":"Exploring the novel characteristics of fully depleted dual-material gate (DMG) SOI MOSFET using two-dimensional numerical simulation studies","display_name":"Exploring the novel characteristics of fully depleted dual-material gate (DMG) SOI MOSFET using two-dimensional numerical simulation studies","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2153125431","doi":"https://doi.org/10.1109/icvd.2004.1260998","mag":"2153125431"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111556532","display_name":"Anurag Chaudhry","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Chaudhry","raw_affiliation_strings":["Electrical Engineering Department, Indian Institute of Technology, New Delhi, India","[Dept. of Electr. Eng., Indian Inst. of Technol., Delhi, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Indian Inst. of Technol., Delhi, India]","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054711914","display_name":"M. Jagadesh Kumar","orcid":"https://orcid.org/0000-0001-6657-1277"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M.J. Kumar","raw_affiliation_strings":["Electrical Engineering Department, Indian Institute of Technology, New Delhi, India","[Dept. of Electr. Eng., Indian Inst. of Technol., Delhi, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Indian Inst. of Technol., Delhi, India]","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.27623731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"662","last_page":"665"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.8375701308250427},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.8133871555328369},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5443108081817627},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5273229479789734},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48276177048683167},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4286488890647888},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4191707372665405},{"id":"https://openalex.org/keywords/engineering-physics","display_name":"Engineering physics","score":0.3494018018245697},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31657660007476807},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.24192094802856445},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.24151596426963806},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2348940670490265},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15730491280555725},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08615431189537048}],"concepts":[{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.8375701308250427},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.8133871555328369},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5443108081817627},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5273229479789734},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48276177048683167},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4286488890647888},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4191707372665405},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.3494018018245697},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31657660007476807},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.24192094802856445},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.24151596426963806},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2348940670490265},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15730491280555725},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08615431189537048},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1260998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2011977039","https://openalex.org/W2097094330","https://openalex.org/W2110744220","https://openalex.org/W2112854022","https://openalex.org/W2130963661","https://openalex.org/W2132729131","https://openalex.org/W2156057417","https://openalex.org/W2171063844","https://openalex.org/W2543967365"],"related_works":["https://openalex.org/W2326188151","https://openalex.org/W2031432268","https://openalex.org/W2386361943","https://openalex.org/W2149895879","https://openalex.org/W4250300609","https://openalex.org/W2010357007","https://openalex.org/W2765340795","https://openalex.org/W2545707786","https://openalex.org/W2473578222","https://openalex.org/W2264082943"],"abstract_inverted_index":{"The":[0,25],"novel":[1,33],"features":[2,34,59],"of":[3,20,45,69,78],"a":[4,21],"fully":[5],"depleted":[6],"(FD)":[7],"dual-material":[8],"gate":[9,71,89],"(DMG)":[10],"SOI":[11,23,54,82],"MOSFET":[12],"are":[13],"explored":[14],"theoretically":[15],"and":[16,39,43,67,92],"compared":[17],"with":[18],"those":[19],"compatible":[22],"MOSFET.":[24,55],"two-dimensional":[26],"(2-D)":[27],"numerical":[28],"simulation":[29],"studies":[30],"demonstrate":[31],"the":[32,52,65,70,76],"as":[35],"threshold":[36],"voltage":[37],"roll-up":[38],"simultaneous":[40],"transconductance":[41],"enhancement":[42],"suppression":[44],"short-channel":[46],"effects":[47],"(SCE'":[48],"s)":[49],"offered":[50],"by":[51,63],"DMG":[53,81],"Moreover,":[56],"these":[57],"unique":[58],"can":[60],"be":[61],"controlled":[62],"engineering":[64],"workfunction":[66],"length":[68],"material.":[72],"This":[73],"work":[74],"illustrates":[75],"benefits":[77],"high":[79],"performance":[80],"MOS":[83],"devices":[84],"over":[85],"their":[86,97],"single":[87],"material":[88],"(SMG)":[90],"counterparts":[91],"provides":[93],"an":[94],"incentive":[95],"for":[96],"experimental":[98],"exploration.":[99]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}