{"id":"https://openalex.org/W1731143506","doi":"https://doi.org/10.1109/icvd.2004.1260979","title":"A novel technique towards eliminating the global clock in VLSI circuits","display_name":"A novel technique towards eliminating the global clock in VLSI circuits","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W1731143506","doi":"https://doi.org/10.1109/icvd.2004.1260979","mag":"1731143506"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260979","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072491367","display_name":"Gautam Hazari","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Hazari","raw_affiliation_strings":["PART, Poona, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PART, Poona, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033005768","display_name":"Madhav P. Desai","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M.P. Desai","raw_affiliation_strings":["Department of Elect. Engineering, IIT Bombay, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Elect. Engineering, IIT Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014699549","display_name":"Anish Gupta","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Gupta","raw_affiliation_strings":["NVidia Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVidia Corporation, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089236765","display_name":"Supratik Chakraborty","orcid":"https://orcid.org/0000-0002-7527-7675"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Chakraborty","raw_affiliation_strings":["Department of Computer Sc. & Engineering, IIT Bombay, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Sc. & Engineering, IIT Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"565","last_page":"570"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.799013078212738},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7811030745506287},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.686719536781311},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6652952432632446},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6356030702590942},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.608086884021759},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5953783988952637},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.5807672739028931},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.578493058681488},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5659454464912415},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5110303163528442},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4965243935585022},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49057358503341675},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4601062536239624},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4358018636703491},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43094655871391296},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.430880606174469},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4247607886791229},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4031071662902832},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2979247570037842},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19106236100196838},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11008486151695251}],"concepts":[{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.799013078212738},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7811030745506287},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.686719536781311},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6652952432632446},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6356030702590942},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.608086884021759},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5953783988952637},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.5807672739028931},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.578493058681488},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5659454464912415},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5110303163528442},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4965243935585022},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49057358503341675},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4601062536239624},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4358018636703491},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43094655871391296},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.430880606174469},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4247607886791229},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4031071662902832},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2979247570037842},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19106236100196838},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11008486151695251},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icvd.2004.1260979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260979","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:dsapce.library.iitb.ac.in:10054/405","is_oa":false,"landing_page_url":"http://dspace.library.iitb.ac.in/xmlui/handle/10054/405","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:dspace.library.iitb.ac.in:10054/405","is_oa":false,"landing_page_url":"http://hdl.handle.net/10054/405","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1500653364","https://openalex.org/W1526252644","https://openalex.org/W1996109622","https://openalex.org/W2058948603","https://openalex.org/W2115072054","https://openalex.org/W2121914493","https://openalex.org/W2136630977","https://openalex.org/W2140792504","https://openalex.org/W2158862793","https://openalex.org/W2161331676","https://openalex.org/W2167775755","https://openalex.org/W4231905827","https://openalex.org/W4239703222","https://openalex.org/W6631475084","https://openalex.org/W6677336799"],"related_works":["https://openalex.org/W2137310043","https://openalex.org/W2106078580","https://openalex.org/W364924225","https://openalex.org/W2107437643","https://openalex.org/W2042898665","https://openalex.org/W2606047588","https://openalex.org/W2108168368","https://openalex.org/W4232628459","https://openalex.org/W1865286884","https://openalex.org/W2421091644"],"abstract_inverted_index":{"As":[0],"the":[1,22,29,45,48,53,75,78,93,114,124,153],"feature":[2],"size":[3],"offered":[4],"by":[5,131],"VLSI":[6],"technology":[7],"shrinks,":[8],"circuit":[9,14,105,117],"performance":[10,108],"as":[11,13],"well":[12],"complexity":[15],"increases.":[16],"This":[17],"puts":[18],"considerable":[19],"pressure":[20],"on":[21],"synchronous":[23,49,84,116],"design":[24,50,58,65,94,134,149],"methodology,":[25],"mainly":[26],"due":[27],"to":[28,113],"difficulty":[30],"of":[31,55,64,77,95,155],"routing":[32],"a":[33,41,56,61,83,88,96,132,136,143,147],"low":[34],"skew":[35],"high":[36],"frequency":[37],"clock":[38,80,119],"signal":[39,81],"across":[40],"large":[42],"die.":[43],"On":[44],"other":[46],"hand,":[47],"methodology":[51,150],"offers":[52],"benefits":[54],"mature":[57],"flow":[59],"and":[60,92,141],"comprehensive":[62],"set":[63],"tools.":[66],"In":[67],"this":[68,101],"paper,":[69],"we":[70],"present":[71,87],"an":[72],"approach":[73],"towards":[74],"elimination":[76],"global":[79],"in":[82,123,135],"design.":[85],"We":[86],"novel":[89],"partitioning":[90],"strategy":[91],"distributed":[97,122],"asynchronous":[98],"controller":[99],"for":[100,146],"purpose.":[102],"The":[103,127],"transformed":[104],"can":[106],"have":[107],"comparable":[109],"or":[110],"possibly":[111],"superior":[112],"original":[115],"(provided":[118],"could":[120],"be":[121],"first":[125],"place).":[126],"technique":[128],"is":[129,142],"demonstrated":[130],"pilot":[133],".18":[137],"micron":[138],"TSMC":[139],"process,":[140],"good":[144],"candidate":[145],"clock-less":[148],"built":[151],"around":[152],"principle":[154],"desynchronization.":[156]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}