{"id":"https://openalex.org/W2147082276","doi":"https://doi.org/10.1109/icvd.2004.1260978","title":"Evaluation of pausible clocking for interfacing high speed IP cores in GALS framework","display_name":"Evaluation of pausible clocking for interfacing high speed IP cores in GALS framework","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2147082276","doi":"https://doi.org/10.1109/icvd.2004.1260978","mag":"2147082276"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080209114","display_name":"Joycee Mekie","orcid":"https://orcid.org/0000-0001-9646-1941"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"J. Mekie","raw_affiliation_strings":["Indian Institute of Technology Bombay, Mumbai, India","Indian Institute of Technology Mumbai India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Indian Institute of Technology Mumbai India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089236765","display_name":"Supratik Chakraborty","orcid":"https://orcid.org/0000-0002-7527-7675"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Chakraborty","raw_affiliation_strings":["Indian Institute of Technology Bombay, Mumbai, India","Indian Institute of Technology Mumbai India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Indian Institute of Technology Mumbai India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103648744","display_name":"Dinesh Kumar Sharma","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"D.K. Sharma","raw_affiliation_strings":["Indian Institute of Technology Bombay, Mumbai, India","Indian Institute of Technology Mumbai India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Indian Institute of Technology Mumbai India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5080209114"],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":3.9499,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.93794688,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"559","last_page":"564"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.8863762021064758},{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.8862065076828003},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.758374810218811},{"id":"https://openalex.org/keywords/communication-source","display_name":"Communication source","score":0.658208966255188},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39249008893966675},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29798418283462524},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22791308164596558}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.8863762021064758},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.8862065076828003},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.758374810218811},{"id":"https://openalex.org/C198104137","wikidata":"https://www.wikidata.org/wiki/Q974688","display_name":"Communication source","level":2,"score":0.658208966255188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39249008893966675},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29798418283462524},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22791308164596558},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icvd.2004.1260978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:dsapce.library.iitb.ac.in:10054/319","is_oa":false,"landing_page_url":"http://dspace.library.iitb.ac.in/xmlui/handle/10054/319","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:dspace.library.iitb.ac.in:10054/319","is_oa":false,"landing_page_url":"http://hdl.handle.net/10054/319","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W61518288","https://openalex.org/W1609287256","https://openalex.org/W2111207983","https://openalex.org/W2132700530","https://openalex.org/W2134157563","https://openalex.org/W2161331676","https://openalex.org/W2293768995","https://openalex.org/W2295079892"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2358991869","https://openalex.org/W4285173741","https://openalex.org/W2309292492","https://openalex.org/W2735105689","https://openalex.org/W1482833264","https://openalex.org/W1486050759","https://openalex.org/W2106545930","https://openalex.org/W1981032420"],"abstract_inverted_index":{"Pausible":[0],"clocking":[1],"schemes":[2,32],"have":[3],"been":[4],"proposed":[5],"by":[6,21],"GALS":[7],"architects":[8],"as":[9],"a":[10,85],"promising":[11],"mechanism":[12],"for":[13,36,57],"reliable":[14],"data":[15],"transfer":[16],"between":[17,66],"synchronous":[18],"modules":[19,68],"fed":[20],"low-speed":[22],"independent":[23],"clocks.":[24],"In":[25],"this":[26],"paper,":[27],"we":[28],"argue":[29],"that":[30,61],"existing":[31],"are":[33],"not":[34],"well-suited":[35],"interfacing":[37],"high-speed":[38],"IP":[39,59],"cores":[40,60],"with":[41,63],"large":[42],"clock-distribution":[43],"tree":[44],"delay":[45],"and":[46,69,77],"high":[47],"communication":[48],"rates.":[49],"We":[50],"propose":[51],"an":[52],"alternative":[53],"interface":[54],"circuit":[55],"design":[56],"such":[58],"works":[62],"partial":[64],"handshake":[65],"communicating":[67],"minimizes":[70],"the":[71,75],"performance":[72],"penalty":[73],"of":[74,88],"sender":[76],"receiver.":[78],"Our":[79],"circuit,":[80],"unlike":[81],"pausible":[82],"clocking,":[83],"has":[84],"small":[86],"probability":[87],"failure.":[89]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}