{"id":"https://openalex.org/W2152456874","doi":"https://doi.org/10.1109/icvd.2004.1260969","title":"Open defects detection within 6T SRAM cells using a No Write Recovery Test Mode","display_name":"Open defects detection within 6T SRAM cells using a No Write Recovery Test Mode","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2152456874","doi":"https://doi.org/10.1109/icvd.2004.1260969","mag":"2152456874"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260969","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102241028","display_name":"Josh Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Josh Yang","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100612196","display_name":"Baosheng Wang","orcid":"https://orcid.org/0000-0002-2272-9623"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Baosheng Wang","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062724257","display_name":"A. Ivanov","orcid":"https://orcid.org/0000-0002-0882-6750"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Ivanov","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102241028"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":2.633,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.89508026,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"493","last_page":"498"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9097225666046143},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.672777533531189},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.588712215423584},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5302338600158691},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5262569189071655},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5260788798332214},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.502049446105957},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4508235454559326},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.43954694271087646},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.437890887260437},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3723483085632324},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34104177355766296},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33481645584106445},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.26558852195739746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16033175587654114},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11476960778236389},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10375961661338806},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0680626630783081}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9097225666046143},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.672777533531189},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.588712215423584},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5302338600158691},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5262569189071655},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5260788798332214},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.502049446105957},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4508235454559326},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.43954694271087646},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.437890887260437},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3723483085632324},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34104177355766296},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33481645584106445},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.26558852195739746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16033175587654114},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11476960778236389},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10375961661338806},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0680626630783081},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1260969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260969","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1500455633","https://openalex.org/W1991398325","https://openalex.org/W2002612140","https://openalex.org/W2062268758","https://openalex.org/W2084429305","https://openalex.org/W2106246015","https://openalex.org/W2109694817","https://openalex.org/W2119811427","https://openalex.org/W2119927730","https://openalex.org/W2124154431","https://openalex.org/W2145657170","https://openalex.org/W2151824694","https://openalex.org/W2586375416","https://openalex.org/W4251382531","https://openalex.org/W4256124496"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2340957901","https://openalex.org/W2543176856"],"abstract_inverted_index":{"The":[0],"detection":[1,157],"of":[2,46,64],"all":[3,42,84],"open":[4,43,86,155],"defects":[5,82,87],"within":[6],"6T":[7,107],"SRAM":[8,108],"cells":[9,75,78],"is":[10,94],"always":[11],"a":[12,24,112,118,148],"challenge":[13],"due":[14],"to":[15,32,40,72,125,131,147,163],"the":[16,62,85,116,137,169],"significant":[17],"test":[18,100,151],"time":[19,152],"requirements.":[20],"This":[21],"paper":[22],"proposes":[23],"new":[25],"design-for-test":[26],"(DFT)":[27],"technique":[28,67,93],"that":[29,143],"we":[30],"refer":[31],"as":[33],"No":[34],"Write":[35],"Recovery":[36],"Test":[37],"Mode":[38],"(NWRTM)":[39],"detect":[41],"defects,":[44],"some":[45],"which":[47],"produce":[48],"Data":[49],"Retention":[50],"Faults":[51],"(DRFs)":[52],"but":[53,83],"are":[54,88],"undetectable":[55,81],"by":[56,68,96],"typical":[57,103],"March":[58,104],"tests.":[59,105],"We":[60],"demonstrate":[61],"effectiveness":[63],"our":[65,91,133,144],"proposed":[66,134],"only":[69],"applying":[70],"it":[71],"fault-free":[73],"memory":[74],"and":[76,115,153,174,178],"faulty":[77],"with":[79],"those":[80],"covered":[89],"since":[90],"DFT":[92,165],"implemented":[95],"simply":[97],"adding":[98],"extra":[99],"cycles":[101],"into":[102],"Two":[106],"cell":[109],"models,":[110],"one":[111],"high-speed":[113],"version":[114],"other":[117,164],"low-power":[119],"one,":[120],"representing":[121],"extreme":[122],"cases":[123],"according":[124],"traditional":[126],"design":[127,172],"methodologies,":[128],"were":[129],"designed":[130],"validate":[132],"NWRTM":[135,145,167],"at":[136],"circuit":[138],"level.":[139],"Simulation":[140],"results":[141],"show":[142],"amounts":[146],"shorter":[149],"total":[150],"improved":[154],"defect":[156],"capability.":[158],"In":[159],"addition,":[160],"in":[161],"comparison":[162],"techniques,":[166],"requires":[168],"least":[170],"additional":[171],"effort,":[173],"imply":[175],"less":[176],"area":[177],"no":[179],"performance":[180],"penalties.":[181]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}