{"id":"https://openalex.org/W2162752789","doi":"https://doi.org/10.1109/icvd.2004.1260968","title":"Easily testable realization of GRM and ESOP networks for detecting stuck-at and bridging faults","display_name":"Easily testable realization of GRM and ESOP networks for detecting stuck-at and bridging faults","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2162752789","doi":"https://doi.org/10.1109/icvd.2004.1260968","mag":"2162752789"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082934529","display_name":"Hafizur Rahaman","orcid":"https://orcid.org/0000-0001-9012-5437"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"H. Rahaman","raw_affiliation_strings":["Information Technology Department, B. E. College, Howrah, India"],"affiliations":[{"raw_affiliation_string":"Information Technology Department, B. E. College, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059700720","display_name":"Debesh K. Das","orcid":"https://orcid.org/0000-0003-1736-1497"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"D.K. Das","raw_affiliation_strings":["Computer Science & Engineering Department, Jadavpur University, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Computer Science & Engineering Department, Jadavpur University, Kolkata, India","institution_ids":["https://openalex.org/I170979836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067730042","display_name":"Bhargab B. Bhattacharya","orcid":"https://orcid.org/0000-0002-5890-2483"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B.B. Bhattacharya","raw_affiliation_strings":["ACM Unit, Indian Statistical Institute, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"ACM Unit, Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082934529"],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":1.8431,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.85527861,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"45","issue":null,"first_page":"487","last_page":"492"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.8966573476791382},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.725883960723877},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.646704912185669},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.6127657294273376},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.49808669090270996},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4804924726486206},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4458089768886566},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43572214245796204},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.42671138048171997},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32033050060272217},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28486812114715576},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1435379981994629},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11822128295898438},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11530864238739014},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.08925703167915344},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08140328526496887},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07219704985618591}],"concepts":[{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.8966573476791382},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.725883960723877},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.646704912185669},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.6127657294273376},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.49808669090270996},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4804924726486206},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4458089768886566},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43572214245796204},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.42671138048171997},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32033050060272217},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28486812114715576},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1435379981994629},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11822128295898438},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11530864238739014},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.08925703167915344},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08140328526496887},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07219704985618591},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1260968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1604160780","https://openalex.org/W1991471873","https://openalex.org/W1992040665","https://openalex.org/W2015939741","https://openalex.org/W2020652578","https://openalex.org/W2038539185","https://openalex.org/W2039649017","https://openalex.org/W2043010663","https://openalex.org/W2130678325","https://openalex.org/W2135832021","https://openalex.org/W2154350042","https://openalex.org/W2163000354","https://openalex.org/W4243562719"],"related_works":["https://openalex.org/W2091533492","https://openalex.org/W2082561435","https://openalex.org/W1588361197","https://openalex.org/W1991935474","https://openalex.org/W4319302805","https://openalex.org/W2341817401","https://openalex.org/W2162370517","https://openalex.org/W1953724919","https://openalex.org/W2914961374","https://openalex.org/W2128426877"],"abstract_inverted_index":{"A":[0],"testable":[1],"realization":[2],"of":[3,22,27,54,69,86,110,127],"Generalized":[4],"Reed-Muller":[5],"(GRM)":[6],"or":[7,125],"EXOR":[8],"Sum-of-Products":[9],"(ESOP)":[10],"expression":[11],"has":[12],"been":[13],"proposed":[14],"that":[15],"admits":[16],"a":[17,51,60,76,97],"combined":[18],"universal":[19],"test":[20,36,82,112,123],"set":[21,37,83,113,124],"size":[23,109],"(2n+6)":[24],"for":[25,101],"detection":[26],"stuck-at":[28,41],"and":[29,42,47,50,78,89,92],"bridging":[30,43,56,63],"faults.":[31,57],"For":[32,58,104],"GRM":[33],"implementation,":[34],"the":[35,87,90,108,111,128],"detects":[38],"all":[39],"single":[40,62],"faults":[44,64],"(both":[45],"OR":[46],"AND":[48],"type)":[49],"large":[52],"number":[53],"multiple":[55],"ESOP,":[59],"few":[61],"may":[65],"remain":[66],"untested,":[67],"occurrence":[68],"which":[70],"can":[71,93],"be":[72,94,117],"avoided":[73],"by":[74],"employing":[75],"design":[77],"layout":[79],"technique.":[80],"The":[81],"is":[84,114],"independent":[85],"function":[88],"circuit-under-test":[91],"stored":[95],"in":[96],"ROM":[98],"on":[99],"chip":[100],"built-in":[102],"self-test.":[103],"several":[105],"benchmark":[106],"circuits,":[107],"found":[115],"to":[116],"much":[118],"smaller":[119],"than":[120],"an":[121],"ATPG-generated":[122],"those":[126],"previous":[129],"methods.":[130]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}