{"id":"https://openalex.org/W2114134270","doi":"https://doi.org/10.1109/icvd.2004.1260967","title":"Untestable fault identification using recurrence relations and impossible value assignments","display_name":"Untestable fault identification using recurrence relations and impossible value assignments","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2114134270","doi":"https://doi.org/10.1109/icvd.2004.1260967","mag":"2114134270"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003070855","display_name":"M. Syal","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Syal","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","[Bradley Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"[Bradley Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA]","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.S. Hsiao","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","[Bradley Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"[Bradley Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA]","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"481","last_page":"486"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7731180191040039},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.6577419638633728},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6161230206489563},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6116162538528442},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6022672057151794},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5292091965675354},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5120411515235901},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5040330290794373},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4557054936885834},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.41649624705314636},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.32355836033821106},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2397456169128418},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12333610653877258},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06738191843032837}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7731180191040039},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.6577419638633728},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6161230206489563},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6116162538528442},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6022672057151794},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5292091965675354},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5120411515235901},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5040330290794373},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4557054936885834},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41649624705314636},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.32355836033821106},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2397456169128418},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12333610653877258},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06738191843032837},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icvd.2004.1260967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.104.6860","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.104.6860","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/comp/proceedings/vlsid/2004/2072/00/20720481.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1513566189","https://openalex.org/W1559738572","https://openalex.org/W1984837823","https://openalex.org/W2019642743","https://openalex.org/W2029060794","https://openalex.org/W2046401607","https://openalex.org/W2098306334","https://openalex.org/W2105738074","https://openalex.org/W2108572593","https://openalex.org/W2115780004","https://openalex.org/W2117928198","https://openalex.org/W2119709001","https://openalex.org/W2122600622","https://openalex.org/W2123541215","https://openalex.org/W2130132458","https://openalex.org/W2135836417","https://openalex.org/W2137492815","https://openalex.org/W2147897801","https://openalex.org/W2156944354","https://openalex.org/W2163921844","https://openalex.org/W2165370339","https://openalex.org/W4237084505","https://openalex.org/W4239481074","https://openalex.org/W4240072200","https://openalex.org/W4241223517","https://openalex.org/W4247740479","https://openalex.org/W6633569674"],"related_works":["https://openalex.org/W4400235630","https://openalex.org/W29481652","https://openalex.org/W4238178324","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W96064250"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"two":[3],"novel":[4],"and":[5,26,102,143,168],"low":[6,161],"cost":[7],"techniques":[8,107,139],"that":[9,81,108,148],"can":[10,90,153],"be":[11,92,154],"used":[12,93],"for":[13],"the":[14,115,121,129,157],"purpose":[15],"of":[16,137,165],"untestable":[17,53,65,97,134,151],"fault":[18],"identification.":[19],"First,":[20],"we":[21,76],"present":[22],"a":[23,27,78],"new":[24],"theorem":[25,56],"practical":[28],"method":[29],"using":[30,37,73,156],"static":[31],"implications":[32],"to":[33,49,59,69,94,131,140],"identify":[34,61,95,132],"unexcitable":[35,45,71],"nets":[36,72],"recurrence":[38,74],"relations":[39],"in":[40,99,114,128,163],"sequential":[41,103,144],"circuits.":[42,104],"Since":[43],"each":[44],"net":[46],"generally":[47],"infers":[48],"more":[50,63,133,150],"than":[51],"one":[52],"fault,":[54],"this":[55],"helps":[57],"us":[58],"quickly":[60,84],"significantly":[62,149],"sequentially":[64],"faults.":[66,135],"In":[67],"addition":[68],"discovering":[70],"relations,":[75],"propose":[77],"second":[79],"approach":[80,118],"aims":[82],"at":[83],"identifying":[85,111],"non-trivial":[86],"multiple-node":[87],"conflicts,":[88],"which":[89],"then":[91],"additional":[96],"faults":[98,152],"both":[100,141,166],"combinational":[101,142],"Unlike":[105],"previous":[106],"concentrate":[109],"on":[110],"local":[112],"conflicts":[113],"circuit,":[116],"our":[117,138],"efficiently":[119],"extends":[120],"conflicting":[122],"value":[123],"analysis":[124],"across":[125],"multiple":[126],"levels":[127],"circuit":[130],"Application":[136],"benchmark":[145],"circuits":[146],"showed":[147],"identified":[155],"proposed":[158],"approaches,":[159],"with":[160],"overhead":[162],"terms":[164],"memory":[167],"execution":[169],"time.":[170]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}