{"id":"https://openalex.org/W2131906409","doi":"https://doi.org/10.1109/icvd.2004.1260957","title":"Design of power amplifiers at 2.4 GHz/900 MHz and implementation of on-chip linearization technique in 0.18/0.25\u03bcm CMOS","display_name":"Design of power amplifiers at 2.4 GHz/900 MHz and implementation of on-chip linearization technique in 0.18/0.25\u03bcm CMOS","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2131906409","doi":"https://doi.org/10.1109/icvd.2004.1260957","mag":"2131906409"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081629915","display_name":"Prasanta Kr Sen","orcid":"https://orcid.org/0000-0001-6491-0829"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"P. Sen","raw_affiliation_strings":["Advanced VLSI Design Laboratory, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","Adv. VLSI Design Lab., Indian Inst. of Technol., Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Advanced VLSI Design Laboratory, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Adv. VLSI Design Lab., Indian Inst. of Technol., Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052404344","display_name":"Vaibhav Garg","orcid":"https://orcid.org/0000-0001-8264-7489"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Garg","raw_affiliation_strings":["Advanced VLSI Design Laboratory, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","Adv. VLSI Design Lab., Indian Inst. of Technol., Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Advanced VLSI Design Laboratory, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Adv. VLSI Design Lab., Indian Inst. of Technol., Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046140455","display_name":"Ramesh Kumar Garg","orcid":"https://orcid.org/0000-0003-2983-1951"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Garg","raw_affiliation_strings":["Advanced VLSI Design Laboratory, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","Adv. VLSI Design Lab., Indian Inst. of Technol., Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Advanced VLSI Design Laboratory, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Adv. VLSI Design Lab., Indian Inst. of Technol., Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007971847","display_name":"N.B. Chakrabarti","orcid":"https://orcid.org/0000-0001-7736-4628"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N.B. Chakrabarti","raw_affiliation_strings":["Advanced VLSI Design Laboratory, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","Adv. VLSI Design Lab., Indian Inst. of Technol., Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Advanced VLSI Design Laboratory, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Adv. VLSI Design Lab., Indian Inst. of Technol., Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5081629915"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16992505,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"410","last_page":"415"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.8567980527877808},{"id":"https://openalex.org/keywords/balun","display_name":"Balun","score":0.6545997858047485},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.6181865930557251},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5831335783004761},{"id":"https://openalex.org/keywords/rf-power-amplifier","display_name":"RF power amplifier","score":0.5779448747634888},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5533522963523865},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5041834115982056},{"id":"https://openalex.org/keywords/power-added-efficiency","display_name":"Power-added efficiency","score":0.4882771968841553},{"id":"https://openalex.org/keywords/linearization","display_name":"Linearization","score":0.47589290142059326},{"id":"https://openalex.org/keywords/linear-amplifier","display_name":"Linear amplifier","score":0.4610312283039093},{"id":"https://openalex.org/keywords/adjacent-channel","display_name":"Adjacent channel","score":0.4514842629432678},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4504460096359253},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.4339451789855957},{"id":"https://openalex.org/keywords/transformer","display_name":"Transformer","score":0.4143296778202057},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2038540542125702},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12125426530838013},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.11240562796592712}],"concepts":[{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.8567980527877808},{"id":"https://openalex.org/C114489654","wikidata":"https://www.wikidata.org/wiki/Q805838","display_name":"Balun","level":3,"score":0.6545997858047485},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6181865930557251},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5831335783004761},{"id":"https://openalex.org/C196054291","wikidata":"https://www.wikidata.org/wiki/Q7276624","display_name":"RF power amplifier","level":4,"score":0.5779448747634888},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5533522963523865},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5041834115982056},{"id":"https://openalex.org/C129231560","wikidata":"https://www.wikidata.org/wiki/Q7236462","display_name":"Power-added efficiency","level":5,"score":0.4882771968841553},{"id":"https://openalex.org/C11210021","wikidata":"https://www.wikidata.org/wiki/Q1520713","display_name":"Linearization","level":3,"score":0.47589290142059326},{"id":"https://openalex.org/C71041172","wikidata":"https://www.wikidata.org/wiki/Q6553412","display_name":"Linear amplifier","level":5,"score":0.4610312283039093},{"id":"https://openalex.org/C2776908912","wikidata":"https://www.wikidata.org/wiki/Q16001834","display_name":"Adjacent channel","level":4,"score":0.4514842629432678},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4504460096359253},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.4339451789855957},{"id":"https://openalex.org/C66322947","wikidata":"https://www.wikidata.org/wiki/Q11658","display_name":"Transformer","level":3,"score":0.4143296778202057},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2038540542125702},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12125426530838013},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.11240562796592712},{"id":"https://openalex.org/C21822782","wikidata":"https://www.wikidata.org/wiki/Q131214","display_name":"Antenna (radio)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1260957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2104183221","https://openalex.org/W2125694951","https://openalex.org/W2128128047","https://openalex.org/W2140995990","https://openalex.org/W2144546776"],"related_works":["https://openalex.org/W2355154599","https://openalex.org/W2091782502","https://openalex.org/W2114326950","https://openalex.org/W2113563608","https://openalex.org/W2357901411","https://openalex.org/W2163964946","https://openalex.org/W2118653367","https://openalex.org/W2394740396","https://openalex.org/W2913410448","https://openalex.org/W2386738624"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,70,89,107],"step":[4,6],"by":[5,143],"design":[7],"of":[8,20,72,97,106,122],"power":[9,24,33,82,111,120,183],"amplifiers":[10,25,83,184],"at":[11,28,76],"2.4":[12,29,63,108],"GHz":[13,30,64,109],"(for":[14],"WLAN":[15],"applications)":[16],"and":[17,56,149,158,173,177,194],"on-chip":[18,155],"linearization":[19,105],"these":[21,80],"amplifiers.":[22],"CMOS":[23],"are":[26,50,84,160,165,175,185],"designed":[27,176],"with":[31,41,132],"output":[32,121],"ranging":[34],"from":[35,44],"30":[36],"mW":[37,40],"to":[38,53,87],"100":[39],"efficiency":[42,57],"varying":[43],"20%-40%.":[45],"Two":[46],"or":[47],"three":[48],"stages":[49],"cascaded":[51],"according":[52],"the":[54,94,123,163],"gain":[55],"requirements.":[58],"The":[59,119,135,182],"topology":[60],"used":[61,103],"for":[62,104],"amplifier":[65,112,125],"is":[66,102,129,141,150],"also":[67],"verified":[68],"as":[69],"part":[71,96],"an":[73],"FM":[74],"transmitter":[75],"900":[77],"MHz.":[78],"All":[79,162],"integrated":[81],"not":[85],"intended":[86],"have":[88],"very":[90],"good":[91],"linearity.":[92],"At":[93],"later":[95],"this":[98],"work,":[99],"feedforward":[100],"technique":[101],"two-stage":[110],"in":[113,189],"0.25":[114],"/spl":[115,192,197],"mu/m":[116],"CMOS8":[117,190],"process.":[118],"linear":[124],"(in":[126],"push-pull":[127],"configuration)":[128],"17":[130],"dBm":[131],"20%":[133],"efficiency.":[134],"in-band":[136],"non-linearity":[137],"(from":[138],"two-tone":[139],"simulations)":[140],"given":[142],"3/sup":[144],"rd/":[145],"order":[146],"inter-modulation":[147],"product":[148],"about":[151],"40":[152],"dBc.":[153],"For":[154],"combining,":[156],"transformers":[157,172],"baluns":[159,174],"used.":[161],"circuits":[164],"simulated":[166,178],"using":[167,179],"CADENCE":[168],"tools":[169],"(ICFB).":[170],"Inductors,":[171],"ASITIC":[180],"tools.":[181],"currently":[186],"under":[187],"fabrication":[188],"(0.25":[191],"mu/m)":[193,198],"CMOS9":[195],"(0.18":[196],"processes.":[199]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}