{"id":"https://openalex.org/W2152247556","doi":"https://doi.org/10.1109/icvd.2004.1260944","title":"Design and implementation of a parallel Verilog simulator: PVSim","display_name":"Design and implementation of a parallel Verilog simulator: PVSim","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2152247556","doi":"https://doi.org/10.1109/icvd.2004.1260944","mag":"2152247556"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101612110","display_name":"Tun Li","orcid":"https://orcid.org/0000-0001-7498-3909"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Tun Li","raw_affiliation_strings":["National University of Defense Technology, ChangSha, Hunan, China"],"affiliations":[{"raw_affiliation_string":"National University of Defense Technology, ChangSha, Hunan, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100720832","display_name":"Yang Guo","orcid":"https://orcid.org/0000-0001-9050-0866"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Guo","raw_affiliation_strings":["National University of Defense Technology, ChangSha, Hunan, China"],"affiliations":[{"raw_affiliation_string":"National University of Defense Technology, ChangSha, Hunan, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073968910","display_name":"Sikun Li","orcid":"https://orcid.org/0000-0001-9911-6748"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Si-Kun Li","raw_affiliation_strings":["National University of Defense Technology, ChangSha, Hunan, China"],"affiliations":[{"raw_affiliation_string":"National University of Defense Technology, ChangSha, Hunan, China","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101612110"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.868,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.77976961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"329","last_page":"334"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8304002285003662},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8163461685180664},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.649357795715332},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6420838832855225},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6384642124176025},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5676913261413574},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5667136907577515},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5337831377983093},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.508059024810791},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4848402738571167},{"id":"https://openalex.org/keywords/partition-problem","display_name":"Partition problem","score":0.47428518533706665},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4391741454601288},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4218665063381195},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2813647389411926},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18947026133537292},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1689527928829193},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.11890062689781189},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08321359753608704}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8304002285003662},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8163461685180664},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.649357795715332},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6420838832855225},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6384642124176025},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5676913261413574},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5667136907577515},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5337831377983093},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.508059024810791},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4848402738571167},{"id":"https://openalex.org/C35995877","wikidata":"https://www.wikidata.org/wiki/Q1065968","display_name":"Partition problem","level":3,"score":0.47428518533706665},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4391741454601288},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4218665063381195},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2813647389411926},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18947026133537292},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1689527928829193},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.11890062689781189},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08321359753608704},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1260944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1514439880","https://openalex.org/W1971000143","https://openalex.org/W2049889899","https://openalex.org/W2075943092","https://openalex.org/W2098077574","https://openalex.org/W2098860765","https://openalex.org/W2121045226","https://openalex.org/W2146403738","https://openalex.org/W2296636214","https://openalex.org/W4233244254","https://openalex.org/W4233502411","https://openalex.org/W4240190739","https://openalex.org/W6674982811"],"related_works":["https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107240870","https://openalex.org/W2107517480","https://openalex.org/W4231001357","https://openalex.org/W2131024837","https://openalex.org/W2063218591","https://openalex.org/W4210326786","https://openalex.org/W2143529626","https://openalex.org/W2060776561"],"abstract_inverted_index":{"Parallel":[0],"HDL":[1],"simulation":[2,31,39,72],"is":[3,43,56],"an":[4,46],"efficient":[5,47],"method":[6,42],"to":[7],"accelerate":[8],"the":[9,61,65,70,76],"verification":[10],"process":[11],"of":[12,63],"large":[13],"complex":[14],"VLSI":[15],"system":[16],"design.":[17],"This":[18,58],"paper":[19,59],"presents":[20],"a":[21],"parallel":[22,30],"Verilog":[23,66],"simulator-PVSim,":[24],"which":[25],"bases":[26],"on":[27],"optimistic":[28],"asynchronous":[29],"algorithm":[32,50,55,79],"and":[33,75,96],"MPI":[34],"library.":[35],"A":[36],"new":[37],"module-based":[38,48],"component":[40,67],"mapping":[41,68],"proposed.":[44],"And":[45],"partition":[49,54,78],"combined":[51],"with":[52],"pre-simulation":[53],"adopted.":[57],"introduces":[60],"architecture":[62],"PVSim,":[64],"techniques,":[69],"distributed":[71,94],"cycle":[73],"arrangement":[74],"circuit":[77],"in":[80],"detail.":[81],"Experimental":[82],"results":[83],"show":[84],"that":[85],"PVSim":[86],"can":[87],"get":[88],"promising":[89],"speedup,":[90],"as":[91,93],"well":[92],"workload":[95],"communication":[97],"cost":[98],"across":[99],"processors.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}