{"id":"https://openalex.org/W2148493920","doi":"https://doi.org/10.1109/icvd.2004.1260929","title":"A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors","display_name":"A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2148493920","doi":"https://doi.org/10.1109/icvd.2004.1260929","mag":"2148493920"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060901976","display_name":"Narender Hanchate","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Hanchate","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027665366","display_name":"N. Ranganathan","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Ranganathan","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2613432"],"apc_list":null,"apc_paid":null,"fwci":0.8273,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.73045743,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"228","last_page":"233"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7654182314872742},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7642775774002075},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6316859722137451},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.601139485836029},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5307963490486145},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.508979082107544},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.48513397574424744},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47895652055740356},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4502628445625305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4286420941352844},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37349504232406616},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3189854621887207},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16749081015586853}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7654182314872742},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7642775774002075},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6316859722137451},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.601139485836029},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5307963490486145},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.508979082107544},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.48513397574424744},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47895652055740356},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4502628445625305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4286420941352844},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37349504232406616},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3189854621887207},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16749081015586853},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1260929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1581788205","https://openalex.org/W1982756257","https://openalex.org/W1991727477","https://openalex.org/W2006097283","https://openalex.org/W2069257560","https://openalex.org/W2071693325","https://openalex.org/W2098194061","https://openalex.org/W2100379261","https://openalex.org/W2115403662","https://openalex.org/W2126357937","https://openalex.org/W2136403269","https://openalex.org/W2145267773","https://openalex.org/W2165523058","https://openalex.org/W2165788555","https://openalex.org/W2533230976","https://openalex.org/W4235106764","https://openalex.org/W4236524207","https://openalex.org/W4254042266","https://openalex.org/W6677239100","https://openalex.org/W6728780401"],"related_works":["https://openalex.org/W2347486132","https://openalex.org/W2316789606","https://openalex.org/W2350340797","https://openalex.org/W4293224283","https://openalex.org/W3014521742","https://openalex.org/W2950501077","https://openalex.org/W4241238243","https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2071775671"],"abstract_inverted_index":{"In":[0,50,88],"CMOS":[1,35,137],"circuits,":[2],"the":[3,6,41,46,51,66,71,83,86,93,107,110,128,169,181,185],"reduction":[4,175,201],"of":[5,74,85,92,109,127,155,168,202],"threshold":[7,18],"voltage":[8,11],"due":[9],"to":[10,14,115,118,146,177],"scaling":[12],"leads":[13],"increase":[15],"in":[16,121,162,172],"sub":[17],"leakage":[19,42,57,76,122,149,174,193,200],"current":[20,43],"and":[21,62,141,165],"hence,":[22],"static":[23,136],"power":[24,48],"dissipation.":[25,49],"We":[26],"propose":[27],"a":[28,63,135,148],"novel":[29],"technique":[30,183],"called":[31],"LECTOR":[32,156],"for":[33,69,101,192,204],"designing":[34],"gates":[36],"which":[37,70],"significantly":[38],"cuts":[39],"down":[40],"without":[44],"increasing":[45],"dynamic":[47],"proposed":[52,182],"technique,":[53],"we":[54],"introduce":[55],"two":[56],"control":[58,77],"transistors":[59],"(a":[60],"p-type":[61],"n-type)":[64],"within":[65],"logic":[67],"gate":[68,72,139],"terminal":[73],"each":[75],"transistor":[78],"(LCT)":[79],"is":[80,95,131,157],"controlled":[81,150],"by":[82,188],"source":[84],"other.":[87],"this":[89],"arrangement,":[90],"one":[91],"LCT's":[94],"always":[96],"\"near":[97],"its":[98],"cut-off":[99],"voltage\"":[100],"any":[102],"input":[103],"combination.":[104],"This":[105],"increases":[106],"resistance":[108],"path":[111],"from":[112],"V/sub":[113],"dd/":[114],"ground":[116],"leading":[117],"significant":[119,153],"decrease":[120],"currents.":[123],"The":[124,152],"gate-level":[125],"netlist":[126],"given":[129],"circuit":[130],"first":[132],"converted":[133],"into":[134],"complex":[138],"implementation":[140],"then":[142],"LCTs":[143],"are":[144],"introduced":[145],"obtain":[147],"circuit.":[151],"feature":[154],"that":[158],"it":[159],"works":[160],"effectively":[161],"both":[163],"active":[164],"idle":[166],"states":[167],"circuit,":[170],"resulting":[171],"better":[173],"compared":[176],"other":[178,189],"techniques.":[179],"Further,":[180],"overcomes":[184],"limitations":[186],"posed":[187],"existing":[190],"methods":[191],"reduction.":[194],"Experimental":[195],"results":[196],"indicate":[197],"an":[198],"average":[199],"79.4%":[203],"MCNC":[205],"'91":[206],"benchmark":[207],"circuits.":[208]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}