{"id":"https://openalex.org/W2148674376","doi":"https://doi.org/10.1109/icvd.2004.1260926","title":"Low energy switch block for FPGAs","display_name":"Low energy switch block for FPGAs","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2148674376","doi":"https://doi.org/10.1109/icvd.2004.1260926","mag":"2148674376"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.tue.nl/en/publications/b8e4868b-e0e8-4460-8d19-5ebe8cefdf94","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052819753","display_name":"Rohini Krishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"R. Krishnan","raw_affiliation_strings":["Philips Research Laboratories, Digital Design and Test Group, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Digital Design and Test Group, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050945839","display_name":"Jos\u00e9 Pineda de Gyvez","orcid":"https://orcid.org/0000-0002-0723-7065"},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"J.P. de Gyvez","raw_affiliation_strings":["Philips Research Laboratories, Digital Design and Test Group, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Digital Design and Test Group, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052819753"],"corresponding_institution_ids":["https://openalex.org/I4210122849"],"apc_list":null,"apc_paid":null,"fwci":1.0164,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78811398,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"209","last_page":"214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6731914281845093},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6489433646202087},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5973957180976868},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5640386939048767},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5382905006408691},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5192247033119202},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45129841566085815},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4283665120601654},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.4258451461791992},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4237213730812073},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33657974004745483},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2988155484199524},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2965525984764099},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17822223901748657},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.126906156539917},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.11803832650184631},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.11650446057319641}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6731914281845093},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6489433646202087},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5973957180976868},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5640386939048767},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5382905006408691},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5192247033119202},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45129841566085815},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4283665120601654},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.4258451461791992},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4237213730812073},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33657974004745483},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2988155484199524},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2965525984764099},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17822223901748657},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.126906156539917},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.11803832650184631},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.11650446057319641},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/icvd.2004.1260926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire/b8e4868b-e0e8-4460-8d19-5ebe8cefdf94","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/b8e4868b-e0e8-4460-8d19-5ebe8cefdf94","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Krishnan, R & Pineda de Gyvez, J 2004, Low energy switch block for FPGAs. in Proceedings of the 17th International Conference on VLSI Design, 2004, 5-9 January 2004, Mumbai, India. Institute of Electrical and Electronics Engineers, Piscataway, pp. 209-214. https://doi.org/10.1109/ICVD.2004.1260926","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:710359","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=710359","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:library.tue.nl:710359","is_oa":false,"landing_page_url":"http://repository.tue.nl/710359","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:tue:oai:pure.tue.nl:publications/b8e4868b-e0e8-4460-8d19-5ebe8cefdf94","is_oa":true,"landing_page_url":"https://research.tue.nl/nl/publications/b8e4868b-e0e8-4460-8d19-5ebe8cefdf94","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 17th International Conference on VLSI Design, 2004, 5-9 January 2004, Mumbai, India, 209 - 214","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":{"id":"pmh:oai:pure.tue.nl:openaire/b8e4868b-e0e8-4460-8d19-5ebe8cefdf94","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/b8e4868b-e0e8-4460-8d19-5ebe8cefdf94","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Krishnan, R & Pineda de Gyvez, J 2004, Low energy switch block for FPGAs. in Proceedings of the 17th International Conference on VLSI Design, 2004, 5-9 January 2004, Mumbai, India. Institute of Electrical and Electronics Engineers, Piscataway, pp. 209-214. https://doi.org/10.1109/ICVD.2004.1260926","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1481987700","https://openalex.org/W1523051745","https://openalex.org/W1528307077","https://openalex.org/W1554938446","https://openalex.org/W2038318386","https://openalex.org/W2138308719","https://openalex.org/W2162546785","https://openalex.org/W2170510975","https://openalex.org/W4256464439","https://openalex.org/W6631505816","https://openalex.org/W6683964721"],"related_works":["https://openalex.org/W2217098757","https://openalex.org/W3208688275","https://openalex.org/W2088771128","https://openalex.org/W4323268213","https://openalex.org/W1650778624","https://openalex.org/W2101047079","https://openalex.org/W4390550886","https://openalex.org/W2263373136","https://openalex.org/W3170806431","https://openalex.org/W2357289797"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,54,71,85,148],"new":[3],"energy":[4],"efficient":[5],"method":[6],"of":[7,16,25,87,113],"designing":[8],"switch":[9,83],"blocks":[10],"inside":[11],"FPGAs":[12],"using":[13,44],"novel":[14,67],"variations":[15],"the":[17,26,39,48,75,79,91,111,114,118,122,134,138,151],"Dual":[18],"Threshold":[19],"CMOS":[20,104],"(DTMOS)":[21],"based":[22,34,46],"switches":[23,123],"instead":[24],"conventional":[27,95],"NMOS":[28],"pass":[29],"transistor":[30,41],"or":[31],"tri-state":[32],"buffer":[33],"switches.":[35],"By":[36],"intelligently":[37],"sharing":[38],"extra":[40],"needed":[42],"for":[43,143],"DTMOS":[45],"switches,":[47],"area":[49],"overhead":[50],"is":[51,141],"kept":[52],"to":[53,60,109],"minimum.":[55],"Sleep":[56],"transistors":[57],"are":[58,107,127],"used":[59],"reduce":[61],"sub-threshold":[62],"leakage.":[63],"Using":[64],"our":[65],"new,":[66],"design,":[68],"we":[69],"obtain":[70],"16%":[72],"improvement":[73,89,136],"in":[74,90,103,129,137],"power-delay":[76,139],"product":[77,140],"during":[78],"active":[80],"mode":[81],"per":[82],"and":[84,124],"factor":[86],"20":[88],"stand-by":[92],"mode,":[93],"over":[94,100],"approaches.":[96],"Extensive":[97],"simulation":[98],"results":[99],"benchmark":[101],"circuits":[102],"0.13/spl":[105],"mu/":[106],"presented":[108],"illustrate":[110],"superiority":[112],"proposed":[115,119,152],"techniques.":[116],"Since":[117],"techniques":[120],"target":[121],"multiplexers":[125],"which":[126],"present":[128],"large":[130],"numbers":[131],"on":[132,147],"FPGAs,":[133],"overall":[135],"significant":[142],"an":[144],"application":[145],"implemented":[146],"FPGA":[149],"having":[150],"features.":[153]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}