{"id":"https://openalex.org/W2138690208","doi":"https://doi.org/10.1109/icvd.2004.1260913","title":"Towards the complete elimination of gate/switch level simulations","display_name":"Towards the complete elimination of gate/switch level simulations","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2138690208","doi":"https://doi.org/10.1109/icvd.2004.1260913","mag":"2138690208"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260913","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260913","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112415263","display_name":"Narayanan Krishnamurthy","orcid":null},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"company","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"N. Krishnamurthy","raw_affiliation_strings":["Motorola, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Motorola, Inc., USA","institution_ids":["https://openalex.org/I1333370159"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108522396","display_name":"J. Bhadra","orcid":null},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"company","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Bhadra","raw_affiliation_strings":["Motorola, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Motorola, Inc., USA","institution_ids":["https://openalex.org/I1333370159"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011349515","display_name":"Magdy S. Abadir","orcid":"https://orcid.org/0000-0003-4046-2472"},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"company","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.S. Abadir","raw_affiliation_strings":["Motorola, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Motorola, Inc., USA","institution_ids":["https://openalex.org/I1333370159"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.A. Abraham","raw_affiliation_strings":["University of Texas, Austin, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5112415263"],"corresponding_institution_ids":["https://openalex.org/I1333370159"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18449137,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"115","last_page":"121"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.725258469581604},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6508015394210815},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5424457788467407},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5370944738388062},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5332284569740295},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49372944235801697},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4876381456851959},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4778842031955719},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4760950803756714},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4587261378765106},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4239775538444519},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.42378658056259155},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.41745027899742126},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3834487199783325},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3792286217212677},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32648175954818726},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2927311062812805},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20894351601600647},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15097326040267944},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0940159261226654}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.725258469581604},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6508015394210815},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5424457788467407},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5370944738388062},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5332284569740295},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49372944235801697},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4876381456851959},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4778842031955719},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4760950803756714},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4587261378765106},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4239775538444519},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.42378658056259155},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.41745027899742126},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3834487199783325},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3792286217212677},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32648175954818726},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2927311062812805},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20894351601600647},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15097326040267944},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0940159261226654},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1260913","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260913","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1599313551","https://openalex.org/W1986558678","https://openalex.org/W2006097283","https://openalex.org/W2010065567","https://openalex.org/W2125954588","https://openalex.org/W2151940902","https://openalex.org/W2544421437","https://openalex.org/W6651977010"],"related_works":["https://openalex.org/W4283699709","https://openalex.org/W4241206086","https://openalex.org/W2109697164","https://openalex.org/W2004144979","https://openalex.org/W1494561250","https://openalex.org/W2543290882","https://openalex.org/W2187417806","https://openalex.org/W2787006802","https://openalex.org/W2365114398","https://openalex.org/W2171603894"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,19,41],"reasoning":[4],"behind":[5],"eliminating":[6],"full-chip":[7],"gate/switch-level":[8,28],"simulations":[9,58],"for":[10,18,36,55],"microprocessors/digital":[11],"system":[12],"designs":[13],"and":[14,27],"utilizing":[15],"RTL":[16,26,51],"models":[17,29,52],"purpose,":[20],"provided":[21,59],"formal":[22],"boolean":[23],"equivalence":[24],"between":[25],"have":[30],"been":[31],"established":[32],"using":[33],"symbolic":[34],"simulation":[35],"all":[37],"blocks":[38],"that":[39],"comprise":[40],"chip.":[42],"No":[43],"logic":[44],"bug":[45],"should":[46],"go":[47],"undetected":[48],"if":[49],"only":[50],"are":[53,63],"used":[54],"full":[56],"chip":[57],"existing":[60],"design":[61],"methodologies":[62],"enhanced":[64],"to":[65],"incorporate":[66],"a":[67,73],"constraints":[68],"checking":[69],"flow":[70],"coupled":[71],"with":[72],"rigorous":[74],"circuit":[75],"metastability/contention":[76],"prevention":[77],"flow.":[78]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}