{"id":"https://openalex.org/W2135702766","doi":"https://doi.org/10.1109/icvd.2004.1260908","title":"Formal verification of C language based VLSI designs","display_name":"Formal verification of C language based VLSI designs","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2135702766","doi":"https://doi.org/10.1109/icvd.2004.1260908","mag":"2135702766"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"M. Fujita","raw_affiliation_strings":["Department of Electronic Engineering, University of Tokyo, Tokyo, Japan","[Dept. of Electron. Eng., Tokyo Univ., Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"[Dept. of Electron. Eng., Tokyo Univ., Japan]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5027837299"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13295","display_name":"Safety Systems Engineering in Autonomy","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2213","display_name":"Safety, Risk, Reliability and Quality"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.813582181930542},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6686668395996094},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6542603373527527},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6517863273620605},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6044062376022339},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.5620478391647339},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.5257136225700378},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.5087595582008362},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5042716264724731},{"id":"https://openalex.org/keywords/design-language","display_name":"Design language","score":0.4977777302265167},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.47541218996047974},{"id":"https://openalex.org/keywords/software-design","display_name":"Software design","score":0.4533861577510834},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.44301533699035645},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4013708829879761},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3603529632091522},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3399975299835205},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.32279589772224426},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.29632049798965454},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.2521807849407196}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.813582181930542},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6686668395996094},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6542603373527527},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6517863273620605},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6044062376022339},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.5620478391647339},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.5257136225700378},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.5087595582008362},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5042716264724731},{"id":"https://openalex.org/C49777639","wikidata":"https://www.wikidata.org/wiki/Q5264354","display_name":"Design language","level":2,"score":0.4977777302265167},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.47541218996047974},{"id":"https://openalex.org/C52913732","wikidata":"https://www.wikidata.org/wiki/Q857102","display_name":"Software design","level":4,"score":0.4533861577510834},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.44301533699035645},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4013708829879761},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3603529632091522},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3399975299835205},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.32279589772224426},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.29632049798965454},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.2521807849407196}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1260908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W53653091","https://openalex.org/W74242707","https://openalex.org/W1495760906","https://openalex.org/W1498455513","https://openalex.org/W1550131357","https://openalex.org/W1559507652","https://openalex.org/W1597226399","https://openalex.org/W1751719170","https://openalex.org/W1929502661","https://openalex.org/W1997960810","https://openalex.org/W2091355737","https://openalex.org/W2109238268","https://openalex.org/W2137558955","https://openalex.org/W2152016786","https://openalex.org/W4234223684","https://openalex.org/W4249845642","https://openalex.org/W6603049948","https://openalex.org/W6650063475","https://openalex.org/W6676067337"],"related_works":["https://openalex.org/W2162615969","https://openalex.org/W2358360848","https://openalex.org/W1985271980","https://openalex.org/W2130564948","https://openalex.org/W2377171497","https://openalex.org/W2135756607","https://openalex.org/W2166071215","https://openalex.org/W3120172095","https://openalex.org/W2997541867","https://openalex.org/W1982763467"],"abstract_inverted_index":{"This":[0],"paper":[1],"discusses":[2],"about":[3,52,113],"formal":[4,114,128,152,195],"verification":[5,115,153,196],"techniques":[6],"targeting":[7,178],"C":[8,23,85,137],"based":[9],"VLSI":[10],"design":[11,54,90,122,180,187,201,213],"descriptions.":[12],"Recently":[13],"there":[14],"are":[15,204],"lots":[16,217],"of":[17,22,95,116,127,154,156,161,186,216,218],"attentions":[18],"into":[19,71,106],"the":[20,89,107,125,162,179,200,209,212],"use":[21],"programming":[24,86],"language":[25,87],"(or":[26],"its":[27],"extensions)":[28],"for":[29,61,75,80],"describing":[30],"hardware":[31,76],"as":[32,34],"well":[33],"software":[35],"with":[36,44,189],"an":[37,148],"intention":[38],"to":[39,141,144],"support":[40,199],"hardware-software":[41,62],"co-design":[42],"processes":[43,158],"a":[45,93],"single":[46],"language.":[47],"Here":[48],"we":[49],"first":[50],"discuss":[51,112],"such":[53,131,146],"methodologies":[55,91,123,202,214],"by":[56,207],"which":[57],"system":[58,117,167],"level":[59,118,168],"descriptions":[60,119,132,188],"combined":[63],"systems":[64],"can":[65,183],"be":[66,139,142],"uniformly":[67],"and":[68,77,99,103,136,150,174,203],"smoothly":[69],"refined":[70],"implementation":[72],"in":[73,120,166],"RTL":[74],"assembly":[78],"languages":[79],"software.":[81],"Starting":[82],"from":[83,124],"regular":[84],"descriptions,":[88],"repeat":[92],"number":[94],"small":[96,219],"refinement":[97,220],"steps":[98],"gradually":[100],"adding":[101],"more":[102,104],"details":[105],"target":[108],"designs.":[109,169],"We":[110,170],"also":[111],"those":[121],"viewpoint":[126],"verification.":[129],"Since":[130],"have":[133],"essentially":[134],"concurrency":[135],"must":[138],"extended":[140],"able":[143],"represent":[145],"concurrency,":[147],"effective":[149],"efficient":[151,206],"synchronization":[155],"concurrent":[157],"is":[159],"one":[160],"most":[163],"important":[164],"issues":[165],"present":[171],"model":[172],"checking":[173,176],"equivalence":[175],"methods":[177,197],"methodology":[181],"that":[182,211],"check":[184],"correctness":[185],"preliminary":[190],"experimental":[191],"results.":[192],"The":[193],"proposed":[194],"will":[198],"very":[205],"utilizing":[208],"fact":[210],"consist":[215],"steps.":[221]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}