{"id":"https://openalex.org/W2125766337","doi":"https://doi.org/10.1109/icvd.2004.1260906","title":"Low power combinational circuit synthesis targeting multiplexer based FPGAs","display_name":"Low power combinational circuit synthesis targeting multiplexer based FPGAs","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2125766337","doi":"https://doi.org/10.1109/icvd.2004.1260906","mag":"2125766337"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101770207","display_name":"D. Satyanarayana","orcid":"https://orcid.org/0000-0001-5728-0996"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]},{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"D. Satyanarayana","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Guwahati, India","Department of Computer Science and Engineering, Indian Institute of Technology, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077947010","display_name":"Santanu Chattopadhyay","orcid":"https://orcid.org/0000-0002-1227-0732"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]},{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Chattopadhyay","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Guwahati, India","Department of Computer Science and Engineering, Indian Institute of Technology, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090046201","display_name":"J. Sasidhar","orcid":null},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]},{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. Sasidhar","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Guwahati, India","Department of Computer Science and Engineering, Indian Institute of Technology, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, India","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101770207"],"corresponding_institution_ids":["https://openalex.org/I1317621060","https://openalex.org/I64295750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16685952,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.9229284524917603},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6951430439949036},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6169865131378174},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5762373805046082},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5646710395812988},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4482670724391937},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.442574143409729},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4348883032798767},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4070636034011841},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4068012237548828},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.387844979763031},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2799595892429352},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2679271101951599},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24797499179840088},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16764289140701294},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16464075446128845},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11217427253723145},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07136282324790955}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.9229284524917603},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6951430439949036},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6169865131378174},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5762373805046082},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5646710395812988},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4482670724391937},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.442574143409729},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4348883032798767},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4070636034011841},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4068012237548828},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.387844979763031},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2799595892429352},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2679271101951599},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24797499179840088},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16764289140701294},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16464075446128845},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11217427253723145},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07136282324790955},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1260906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2022470720","https://openalex.org/W2044079299","https://openalex.org/W2080267935","https://openalex.org/W2157144535","https://openalex.org/W6656141322","https://openalex.org/W6683752949"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W4242128654","https://openalex.org/W2152549830","https://openalex.org/W1993744883","https://openalex.org/W3197720232","https://openalex.org/W2388387398","https://openalex.org/W3203996584","https://openalex.org/W2010081998","https://openalex.org/W2366961778","https://openalex.org/W1572721274"],"abstract_inverted_index":{"Low":[0],"power":[1,14,81,101,118],"circuits":[2],"are":[3,41],"emerging":[4],"as":[5],"an":[6,111],"important":[7],"application":[8],"domain,":[9],"and":[10,71],"synthesis":[11],"for":[12],"low":[13],"is":[15,63,103],"demanding":[16],"attention.":[17],"Technology":[18],"decomposition":[19],"schemes":[20],"often":[21],"ignore":[22],"the":[23,66,69,80,84,94,100,121],"fact":[24],"that":[25],"certain":[26],"circuit":[27,46,75,92],"elements":[28],"can":[29],"be":[30],"mapped":[31],"more":[32],"efficiently":[33],"by":[34,83],"treating":[35],"them":[36,49],"separately":[37],"during":[38],"decomposition.":[39],"Multiplexers":[40],"one":[42],"such":[43],"category":[44],"of":[45,60,68,89,113],"elements.":[47],"Mapping":[48],"using":[50],"multiplexers":[51,70],"in":[52,79,117],"technology":[53,87],"libraries":[54],"has":[55],"many":[56],"advantages.":[57],"The":[58,106],"aim":[59],"this":[61,90],"work":[62],"to":[64],"exploit":[65],"potential":[67],"decompose":[72],"a":[73,77],"combinational":[74],"targeting":[76],"reduction":[78,116],"consumption":[82,119],"circuit.":[85],"A":[86],"mapping":[88],"decomposed":[91],"onto":[93],"Actel's":[95],"FPGA":[96],"architecture,":[97],"further":[98],"reducing":[99],"consumption,":[102],"also":[104],"presented.":[105],"experimental":[107],"results":[108],"show":[109],"on":[110],"average":[112],"over":[114,120],"55%":[115],"SIS":[122],"approach.":[123]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}