{"id":"https://openalex.org/W2139855534","doi":"https://doi.org/10.1109/icvd.2004.1260896","title":"Embedded test for low cost manufacturing","display_name":"Embedded test for low cost manufacturing","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2139855534","doi":"https://doi.org/10.1109/icvd.2004.1260896","mag":"2139855534"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2004.1260896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Rajski","raw_affiliation_strings":["Director of Engineering Design Verification and Test Division, Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Director of Engineering Design Verification and Test Division, Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Tyszer","raw_affiliation_strings":["Director of Engineering Design Verification and Test Division, Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Director of Engineering Design Verification and Test Division, Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075158519","display_name":"Nilanjan Mukherjee","orcid":"https://orcid.org/0000-0001-6689-7525"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"N. Mukherjee","raw_affiliation_strings":["Poznan University of Technology, Poznan, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Poznan University of Technology, Poznan, Poland","institution_ids":["https://openalex.org/I46597724"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018919524","display_name":"Thomas Rinderknecht","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Rinderknecht","raw_affiliation_strings":["Member of Technical Staff, Design for Test Division, Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Member of Technical Staff, Design for Test Division, Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.6417300701141357},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5889687538146973},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5690396428108215},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5640354156494141},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5549267530441284},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.48507586121559143},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.426257461309433},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33231550455093384}],"concepts":[{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.6417300701141357},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5889687538146973},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5690396428108215},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5640354156494141},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5549267530441284},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.48507586121559143},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.426257461309433},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33231550455093384},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2004.1260896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2004.1260896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Conference on VLSI Design. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1582825744","https://openalex.org/W1854778394","https://openalex.org/W1863819993","https://openalex.org/W1908802429","https://openalex.org/W2099814124","https://openalex.org/W2101372052","https://openalex.org/W2103706706","https://openalex.org/W2105282021","https://openalex.org/W2138530143","https://openalex.org/W2144033909"],"related_works":["https://openalex.org/W2131559056","https://openalex.org/W2104478015","https://openalex.org/W4230343699","https://openalex.org/W1958365305","https://openalex.org/W2154529098","https://openalex.org/W2137475190","https://openalex.org/W2110446288","https://openalex.org/W2109319621","https://openalex.org/W2137702935","https://openalex.org/W2150985363"],"abstract_inverted_index":{"This":[0,31],"paper":[1,32],"presents":[2],"state-of":[3],"-the-art":[4],"embedded":[5,35,50],"test":[6,19,36],"technology,":[7],"practices,":[8],"and":[9,23,49],"automation":[10],"tools":[11],"for":[12],"high-quality":[13],"low":[14],"cost":[15],"manufacturing":[16],"test.":[17,52],"Embedded":[18],"structures":[20],"are":[21,29],"focused":[22],"pseudo":[24],"random":[25],"versus":[26],"deterministic":[27,40,51],"forms":[28],"compared.":[30],"covers":[33],"new":[34],"methodologies":[37],"based":[38],"on":[39],"patterns,":[41],"such":[42],"as":[43],"LFSR":[44],"reseeding,":[45],"OPMISR,":[46],"Smart":[47],"BIST,":[48]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}