{"id":"https://openalex.org/W2153675831","doi":"https://doi.org/10.1109/icvd.2003.1183197","title":"SoC synthesis with automatic hardware-software interface generation","display_name":"SoC synthesis with automatic hardware-software interface generation","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2153675831","doi":"https://doi.org/10.1109/icvd.2003.1183197","mag":"2153675831"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183197","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183197","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044185748","display_name":"Avtar Singh","orcid":"https://orcid.org/0000-0001-7526-6813"},"institutions":[{"id":"https://openalex.org/I4210095456","display_name":"Tejas Networks (India)","ror":"https://ror.org/00wrset74","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210095456"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Singh","raw_affiliation_strings":["Tejas Networks India Private Limited, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tejas Networks India Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210095456"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042700140","display_name":"Adamya Chhabra","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Chhabra","raw_affiliation_strings":["STMicroelectronics Private Limited, Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Private Limited, Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000394523","display_name":"Anubhav Singh Gangwar","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Gangwar","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011346326","display_name":"B.K. Dwivedi","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B.K. Dwivedi","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102857440","display_name":"S. Balakrishnan","orcid":"https://orcid.org/0009-0000-2568-0151"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Balakrishnan","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101478917","display_name":"Anshul Kumar","orcid":"https://orcid.org/0000-0002-3871-5402"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Kumar","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"585","last_page":"590"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8288630843162537},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7800681591033936},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6452819108963013},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.576754093170166},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5433862805366516},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5343465209007263},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5160965323448181},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4899269938468933},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.47255417704582214},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4501877725124359},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4489516317844391},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.427890419960022},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3220036029815674},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1989085078239441},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16305002570152283}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8288630843162537},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7800681591033936},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6452819108963013},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.576754093170166},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5433862805366516},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5343465209007263},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5160965323448181},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4899269938468933},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.47255417704582214},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4501877725124359},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4489516317844391},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.427890419960022},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3220036029815674},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1989085078239441},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16305002570152283},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/icvd.2003.1183197","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183197","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.120.5596","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.120.5596","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.iitd.ernet.in/~basant/publish/soc.interface.ps.gz","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.74.9281","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.74.9281","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.iitd.ac.in/~anup/homepage/files/publications/vlsi-2003.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.97.6977","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.97.6977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://eprint.iitd.ac.in/dspace/bitstream/2074/2105/1/singhsoc2003.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1974169079","https://openalex.org/W1981305988","https://openalex.org/W1989734110","https://openalex.org/W2118159862","https://openalex.org/W2156088664","https://openalex.org/W2156678313","https://openalex.org/W4234251183","https://openalex.org/W4250823541","https://openalex.org/W6647762269","https://openalex.org/W6832455631"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W2042515040","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582","https://openalex.org/W2077870657"],"abstract_inverted_index":{"Design":[0],"of":[1,43,45,49,80,93,123,175,184],"efficient":[2],"system-on-chips":[3],"(SoCs)":[4],"requires":[5,41],"thorough":[6],"application":[7,51,87,125],"analysis":[8],"to":[9,22,26,39,70,89],"identify":[10],"various":[11,78,140],"compute":[12,16,120],"intensive":[13,17,121],"parts.":[14],"These":[15],"parts":[18],"can":[19,163],"be":[20,68,164],"mapped":[21],"hardware":[23,72,96,148,162],"in":[24,77,134,166,173],"order":[25],"meet":[27],"the":[28,33,50,86,119,124,135,158,182],"cost":[29],"as":[30,32,57,82,84],"well":[31,83],"performance":[34],"constraints.":[35],"However,":[36],"faster":[37],"time":[38],"market":[40],"automation":[42],"synthesis":[44,65],"these":[46],"code":[47,88],"segments":[48],"from":[52],"high":[53],"level":[54],"specification":[55],"such":[56],"C":[58],"along":[59,126],"with":[60,127],"its":[61],"interfaces.":[62,129],"Such":[63],"a":[64,146,154,167],"system":[66],"should":[67],"able":[69],"generate":[71,115],"which":[73],"is":[74,132],"easily":[75],"pluggable":[76],"types":[79],"architectures,":[81],"augment":[85],"automatically":[90,114],"take":[91],"advantage":[92],"this":[94,99,103,185],"new":[95],"component.":[97],"In":[98],"paper,":[100],"we":[101],"address":[102],"problem":[104],"and":[105,142,153,177],"present":[106,181],"an":[107],"approach":[108,131,186],"for":[109,118,187],"complete":[110],"SoC":[111],"synthesis.":[112],"We":[113,180],"synthesizable":[116],"VHDL":[117],"part":[122],"necessary":[128],"Our":[130],"generic":[133,147],"sense":[136],"that":[137],"it":[138],"supports":[139],"processors":[141],"buses":[143],"by":[144],"keeping":[145],"interface":[149],"on":[150,157],"one":[151,156],"end":[152],"dedicated":[155],"other.":[159],"The":[160],"generated":[161],"used":[165,190],"tightly":[168],"or":[169],"loosely":[170],"coupled":[171],"manner":[172],"terms":[174],"memory":[176],"register":[178],"communication.":[179],"effectiveness":[183],"some":[188],"commonly":[189],"image":[191],"processing":[192],"spatial":[193],"filter":[194],"applications.":[195]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}