{"id":"https://openalex.org/W2100947134","doi":"https://doi.org/10.1109/icvd.2003.1183192","title":"Genetic algorithm based approach for low power combinational circuit testing","display_name":"Genetic algorithm based approach for low power combinational circuit testing","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2100947134","doi":"https://doi.org/10.1109/icvd.2003.1183192","mag":"2100947134"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183192","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077947010","display_name":"Santanu Chattopadhyay","orcid":"https://orcid.org/0000-0002-1227-0732"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]},{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Chattopadhyay","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, Guwahati, India","Department of Computer Science and Engineering, Indian Institute of Technology, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080773325","display_name":"Naveen Choudhary","orcid":"https://orcid.org/0000-0003-2300-4568"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]},{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. Choudhary","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, Guwahati, India","Department of Computer Science and Engineering, Indian Institute of Technology, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, India","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2387,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.80239521,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"552","last_page":"557"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8191153407096863},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7356837391853333},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6219215393066406},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6054967641830444},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5113622546195984},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.49548184871673584},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.48241958022117615},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4427877962589264},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.43164199590682983},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.42453688383102417},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4227038323879242},{"id":"https://openalex.org/keywords/test-suite","display_name":"Test suite","score":0.4198930263519287},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.41409897804260254},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41024327278137207},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3945392072200775},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.39338845014572144},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.31398916244506836},{"id":"https://openalex.org/keywords/test-case","display_name":"Test case","score":0.23847517371177673},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22248873114585876},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21341881155967712},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14519265294075012},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.09925368428230286},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08918550610542297}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8191153407096863},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7356837391853333},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6219215393066406},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6054967641830444},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5113622546195984},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.49548184871673584},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.48241958022117615},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4427877962589264},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.43164199590682983},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.42453688383102417},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4227038323879242},{"id":"https://openalex.org/C151552104","wikidata":"https://www.wikidata.org/wiki/Q7705809","display_name":"Test suite","level":4,"score":0.4198930263519287},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.41409897804260254},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41024327278137207},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3945392072200775},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39338845014572144},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31398916244506836},{"id":"https://openalex.org/C128942645","wikidata":"https://www.wikidata.org/wiki/Q1568346","display_name":"Test case","level":3,"score":0.23847517371177673},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22248873114585876},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21341881155967712},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14519265294075012},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.09925368428230286},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08918550610542297},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2003.1183192","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1514439880","https://openalex.org/W1543643719","https://openalex.org/W1548754060","https://openalex.org/W1914799182","https://openalex.org/W1968188056","https://openalex.org/W2001732005","https://openalex.org/W2587271961","https://openalex.org/W2752885492","https://openalex.org/W4238435595"],"related_works":["https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W96064250","https://openalex.org/W2884916459"],"abstract_inverted_index":{"With":[0],"the":[1,31,35,48,78,91],"advancement":[2],"in":[3,82,87],"automation,":[4],"periodic":[5],"testing":[6],"of":[7,50],"electronic":[8],"circuits":[9],"during":[10,34],"their":[11],"lifetime":[12],"is":[13,24],"becoming":[14],"more":[15,17],"and":[16,63],"important.":[18],"For":[19],"such":[20,56],"a":[21,41,52],"circuit,":[22],"it":[23,58],"thus":[25],"very":[26],"much":[27],"necessary":[28],"to":[29,46,84],"reduce":[30],"power":[32,65],"requirement":[33],"testing,phase":[36],"also.":[37],"This":[38],"paper":[39],"presents":[40],"genetic":[42],"algorithm":[43],"based":[44],"formulation":[45],"solve":[47],"problem":[49],"generating":[51],"test":[53,93],"pattern":[54],"set":[55,94],"that":[57,77],"has":[59,75],"high":[60],"fault":[61],"coverage":[62],"low":[64],"consumption.":[66],"Exhaustive":[67],"experimentation":[68],"done":[69],"on":[70],"ISCAS85":[71],"combinational":[72],"benchmark":[73],"suite":[74],"shown":[76],"this":[79],"tool":[80],"results":[81],"up":[83],"78%":[85],"reduction":[86],"transition":[88],"activity":[89],"over":[90],"original":[92],"generated":[95],"by":[96],"ATPGs":[97],"like":[98],"ATALANTA.":[99]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}