{"id":"https://openalex.org/W2111437199","doi":"https://doi.org/10.1109/icvd.2003.1183178","title":"High-level synthesis of multi-process behavioral descriptions","display_name":"High-level synthesis of multi-process behavioral descriptions","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2111437199","doi":"https://doi.org/10.1109/icvd.2003.1183178","mag":"2111437199"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100432940","display_name":"Weidong Wang","orcid":"https://orcid.org/0000-0002-9417-5121"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Weidong Wang","raw_affiliation_strings":["EE Department, Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"EE Department, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065766721","display_name":"Anand Raghunathan","orcid":"https://orcid.org/0000-0002-4624-564X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Raghunathan","raw_affiliation_strings":["NEC USA, C&C Research Laboratories, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"NEC USA, C&C Research Laboratories, Princeton, NJ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.K. Jha","raw_affiliation_strings":["EE Department, Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"EE Department, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025308099","display_name":"S. Dey","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Dey","raw_affiliation_strings":["ECE Department, University of California, San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100432940"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":0.4947,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.66174271,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"467","last_page":"473"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8244711756706238},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7729977369308472},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7009625434875488},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6973803043365479},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.68015456199646},{"id":"https://openalex.org/keywords/communicating-sequential-processes","display_name":"Communicating sequential processes","score":0.5857695937156677},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.49574097990989685},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45281121134757996},{"id":"https://openalex.org/keywords/process-calculus","display_name":"Process calculus","score":0.41901007294654846},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26159408688545227},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26130151748657227},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11029928922653198},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.07897293567657471},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07362887263298035}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8244711756706238},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7729977369308472},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7009625434875488},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6973803043365479},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.68015456199646},{"id":"https://openalex.org/C155214134","wikidata":"https://www.wikidata.org/wiki/Q1120460","display_name":"Communicating sequential processes","level":4,"score":0.5857695937156677},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.49574097990989685},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45281121134757996},{"id":"https://openalex.org/C161771561","wikidata":"https://www.wikidata.org/wiki/Q1970286","display_name":"Process calculus","level":2,"score":0.41901007294654846},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26159408688545227},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26130151748657227},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11029928922653198},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.07897293567657471},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07362887263298035},{"id":"https://openalex.org/C156325763","wikidata":"https://www.wikidata.org/wiki/Q1930895","display_name":"Operational semantics","level":3,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icvd.2003.1183178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.12.5374","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.5374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.princeton.edu/~wwang/multp.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W365050561","https://openalex.org/W1567363020","https://openalex.org/W1582825607","https://openalex.org/W1925866415","https://openalex.org/W1999282537","https://openalex.org/W2089897849","https://openalex.org/W2127471140","https://openalex.org/W2129183345","https://openalex.org/W2138205475","https://openalex.org/W2143602055","https://openalex.org/W2151018065","https://openalex.org/W2157431263","https://openalex.org/W2168154270","https://openalex.org/W2176300081","https://openalex.org/W3139716845","https://openalex.org/W3144368627","https://openalex.org/W4211008702","https://openalex.org/W4244351392","https://openalex.org/W4249072701","https://openalex.org/W6684985334"],"related_works":["https://openalex.org/W2163770473","https://openalex.org/W2161401924","https://openalex.org/W2106938308","https://openalex.org/W4285251099","https://openalex.org/W1990409638","https://openalex.org/W2357898656","https://openalex.org/W623593394","https://openalex.org/W2786418612","https://openalex.org/W2887345781","https://openalex.org/W115475910"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,61,100],"new":[4,101],"high-level":[5,71,95,106],"synthesis":[6,72,96,107],"methodology":[7,102],"to":[8,103,109],"generate":[9,75],"optimized":[10],"implementations":[11,78],"for":[12,79],"multi-process":[13,62,111],"behavioral":[14],"descriptions.":[15,112],"The":[16],"concurrent":[17,83],"communicating":[18,84],"processes":[19],"specification":[20],"paradigm":[21],"is":[22,32],"widely":[23],"used":[24],"in":[25,34,51],"digital":[26],"circuit":[27],"and":[28,31,47,98],"system":[29],"design,":[30],"employed":[33],"all":[35],"popular":[36],"hardware":[37],"description":[38],"languages.":[39],"It":[40],"has":[41],"been":[42],"shown":[43],"that":[44,69,81],"inter-process":[45,92],"communication":[46,93],"synchronization":[48],"can":[49,74],"result":[50],"complex":[52],"timing":[53],"inter-dependencies,":[54],"which":[55],"significantly":[56,76],"affect":[57],"the":[58],"performance":[59],"of":[60,90],"system.":[63],"In":[64],"this":[65],"paper,":[66],"we":[67],"demonstrate":[68],"state-of-the-art":[70],"tools":[73,108],"sub-optimal":[77],"behaviors":[80],"contain":[82],"processes.":[85],"We":[86],"present":[87],"an":[88],"analysis":[89],"how":[91],"impacts":[94],"steps,":[97],"describe":[99],"adapt":[104],"existing":[105],"optimize":[110]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}