{"id":"https://openalex.org/W2103581911","doi":"https://doi.org/10.1109/icvd.2003.1183177","title":"SPARK: a high-level synthesis framework for applying parallelizing compiler transformations","display_name":"SPARK: a high-level synthesis framework for applying parallelizing compiler transformations","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2103581911","doi":"https://doi.org/10.1109/icvd.2003.1183177","mag":"2103581911"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038382467","display_name":"Sumit Kumar Gupta","orcid":"https://orcid.org/0000-0003-2292-950X"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Gupta","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, USA","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Dutt","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, USA","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078959213","display_name":"Rajesh K. Gupta","orcid":"https://orcid.org/0000-0002-6489-7633"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Gupta","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, USA","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102973689","display_name":"A. Nicolau","orcid":"https://orcid.org/0000-0003-0198-2475"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Nicolau","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, USA","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038382467"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":19.0453,"has_fulltext":false,"cited_by_count":386,"citation_normalized_percentile":{"value":0.99626028,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"461","last_page":"466"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8922204375267029},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8303414583206177},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6194987297058105},{"id":"https://openalex.org/keywords/spark","display_name":"SPARK (programming language)","score":0.6013969779014587},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5878250002861023},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5689874887466431},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45478522777557373},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.44980138540267944},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.44878295063972473},{"id":"https://openalex.org/keywords/automatic-parallelization","display_name":"Automatic parallelization","score":0.4402088522911072},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4379828870296478},{"id":"https://openalex.org/keywords/just-in-time-compilation","display_name":"Just-in-time compilation","score":0.42680612206459045},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4047137498855591},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3369535803794861},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2415466606616974},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16750690340995789}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8922204375267029},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8303414583206177},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6194987297058105},{"id":"https://openalex.org/C2781215313","wikidata":"https://www.wikidata.org/wiki/Q3493345","display_name":"SPARK (programming language)","level":2,"score":0.6013969779014587},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5878250002861023},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5689874887466431},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45478522777557373},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.44980138540267944},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.44878295063972473},{"id":"https://openalex.org/C164833996","wikidata":"https://www.wikidata.org/wiki/Q2323839","display_name":"Automatic parallelization","level":3,"score":0.4402088522911072},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4379828870296478},{"id":"https://openalex.org/C76782552","wikidata":"https://www.wikidata.org/wiki/Q110546","display_name":"Just-in-time compilation","level":3,"score":0.42680612206459045},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4047137498855591},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3369535803794861},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2415466606616974},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16750690340995789},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icvd.2003.1183177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.110.1026","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.110.1026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://mesl.ucsd.edu/spark/pubs/spark-system-vlsi03.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.12.9482","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.9482","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~spark/./pubs/Spark-System-Vlsi03.ps","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1965162295","https://openalex.org/W1977911100","https://openalex.org/W2043143734","https://openalex.org/W2043487772","https://openalex.org/W2043930914","https://openalex.org/W2097943987","https://openalex.org/W2104026676","https://openalex.org/W2114067856","https://openalex.org/W2126493658","https://openalex.org/W2128286046","https://openalex.org/W2129183345","https://openalex.org/W2129962996","https://openalex.org/W2142899035","https://openalex.org/W2143894108","https://openalex.org/W2149111772","https://openalex.org/W2156678313","https://openalex.org/W4230232370","https://openalex.org/W6644764701","https://openalex.org/W6675668819"],"related_works":["https://openalex.org/W1492116303","https://openalex.org/W1843355381","https://openalex.org/W2069295582","https://openalex.org/W1986121963","https://openalex.org/W90186386","https://openalex.org/W2537479781","https://openalex.org/W2077870657","https://openalex.org/W2000504947","https://openalex.org/W4242572423","https://openalex.org/W4252190617"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,15,71,98],"modular":[4],"and":[5,22,39,55,80,83,88,92,112,142],"extensible":[6],"high-level":[7,43],"synthesis":[8,44,91],"research":[9],"system,":[10,70],"called":[11],"SPARK,":[12],"that":[13,75,121],"takes":[14],"behavioral":[16],"description":[17],"in":[18,133,138],"ANSI-C":[19],"as":[20],"input":[21],"produces":[23],"synthesizable":[24],"register-transfer":[25],"level":[26],"VHDL.":[27],"SPARK":[28,69],"uses":[29],"parallelizing":[30],"compiler":[31,93],"technology,":[32],"developed":[33],"previously,":[34],"to":[35,127,129],"enhance":[36],"instruction-level":[37],"parallelism":[38],"re-instruments":[40],"it":[41],"for":[42],"by":[45,97],"incorporating":[46],"ideas":[47],"of":[48,51,73,145],"mutual":[49],"exclusivity":[50],"operations,":[52],"resource":[53],"sharing":[54],"hardware":[56],"cost":[57],"models.":[58],"In":[59],"this":[60],"paper,":[61],"we":[62],"present":[63],"the":[64,68,113,122,139,146],"design":[65],"flow":[66],"through":[67],"set":[72],"transformations":[74,82,87,125],"include":[76],"speculative":[77],"code":[78,124],"motions":[79],"dynamic":[81],"show":[84,120],"how":[85],"these":[86],"other":[89],"optimizing":[90],"techniques":[94],"are":[95,102],"employed":[96],"scheduling":[99],"heuristic.":[100],"Experiments":[101],"performed":[103],"on":[104],"two":[105],"moderately":[106],"complex":[107],"industrial":[108],"applications,":[109],"namely":[110],"MPEG-1":[111],"GIMP":[114],"image":[115],"processing":[116],"tool.":[117],"The":[118],"results":[119],"various":[123],"lead":[126],"up":[128],"70":[130],"%":[131],"improvements":[132],"performance":[134],"without":[135],"any":[136],"increase":[137],"overall":[140],"area":[141],"critical":[143],"path":[144],"final":[147],"synthesized":[148],"design.":[149]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":10},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":20},{"year":2014,"cited_by_count":20},{"year":2013,"cited_by_count":24},{"year":2012,"cited_by_count":33}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}