{"id":"https://openalex.org/W2168356170","doi":"https://doi.org/10.1109/icvd.2003.1183169","title":"Extending platform-based design to network on chip systems","display_name":"Extending platform-based design to network on chip systems","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2168356170","doi":"https://doi.org/10.1109/icvd.2003.1183169","mag":"2168356170"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183169","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183169","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013862073","display_name":"Juha-Pekka Soininen","orcid":"https://orcid.org/0000-0002-7255-5318"},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"J.-P. Soininen","raw_affiliation_strings":["VTT Electronics (Technical Research Center of Finland), Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"VTT Electronics (Technical Research Center of Finland), Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032163732","display_name":"Axel Jantsch","orcid":"https://orcid.org/0000-0003-2251-0004"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"A. Jantsch","raw_affiliation_strings":["Laboratory of Electronics and Computer Systems, Department of Microelectronics and Information Technology, Royal Institute of Technology, Stockholm, Sweden"],"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Computer Systems, Department of Microelectronics and Information Technology, Royal Institute of Technology, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091679053","display_name":"Martti Forsell","orcid":"https://orcid.org/0000-0003-4865-8058"},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"M. Forsell","raw_affiliation_strings":["VTT Electronics (Technical Research Center of Finland), Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"VTT Electronics (Technical Research Center of Finland), Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110217167","display_name":"A. Pelkonen","orcid":null},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"A. Pelkonen","raw_affiliation_strings":["VTT Electronics (Technical Research Center of Finland), Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"VTT Electronics (Technical Research Center of Finland), Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060951940","display_name":"Jari Kreku","orcid":null},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Kreku","raw_affiliation_strings":["VTT Electronics (Technical Research Center of Finland), Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"VTT Electronics (Technical Research Center of Finland), Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047978258","display_name":"Shashi Kumar","orcid":"https://orcid.org/0000-0001-7192-1526"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"S. Kumar","raw_affiliation_strings":["Laboratory of Electronics and Computer Systems, Department of Microelectronics and Information Technology, Royal Institute of Technology, Stockholm, Sweden"],"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Computer Systems, Department of Microelectronics and Information Technology, Royal Institute of Technology, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5013862073"],"corresponding_institution_ids":["https://openalex.org/I87653560"],"apc_list":null,"apc_paid":null,"fwci":2.9762,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.92828772,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"401","last_page":"408"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7287275791168213},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7024674415588379},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6667076349258423},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6382702589035034},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6166159510612488},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5806632041931152},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5704680681228638},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5395724773406982},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.449080228805542},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.43832963705062866},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.42387694120407104},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2345086932182312},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1891476809978485},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09739667177200317}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7287275791168213},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7024674415588379},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6667076349258423},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6382702589035034},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6166159510612488},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5806632041931152},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5704680681228638},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5395724773406982},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.449080228805542},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.43832963705062866},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.42387694120407104},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2345086932182312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1891476809978485},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09739667177200317},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icvd.2003.1183169","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183169","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.332.4825","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.332.4825","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cadal.cse.nsysu.edu.tw/seminar/seminar_file/2006/060717_CYLin_paper.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.59.1547","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.59.1547","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.imit.kth.se/~axel/papers/2003/VLSI-Soininen.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307798","display_name":"Nokia","ror":"https://ror.org/04pkc8m17"},{"id":"https://openalex.org/F4320321030","display_name":"VINNOVA","ror":"https://ror.org/01kd5m353"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1529130237","https://openalex.org/W1746775577","https://openalex.org/W2011403724","https://openalex.org/W2103999624","https://openalex.org/W2119677480","https://openalex.org/W2122442616","https://openalex.org/W2123184444","https://openalex.org/W2123654501","https://openalex.org/W2128152474","https://openalex.org/W2149168468","https://openalex.org/W2151415616","https://openalex.org/W2152484003","https://openalex.org/W2160642395","https://openalex.org/W2163546788","https://openalex.org/W4245203543","https://openalex.org/W4245348408","https://openalex.org/W6637928269","https://openalex.org/W6813828836"],"related_works":["https://openalex.org/W2731059981","https://openalex.org/W2122502560","https://openalex.org/W2625369955","https://openalex.org/W2568855487","https://openalex.org/W2909257077","https://openalex.org/W2111607776","https://openalex.org/W4237360612","https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416"],"abstract_inverted_index":{"Exploitation":[0],"of":[1,41,65,70,78,90,103],"silicon":[2],"capacity":[3],"will":[4],"require":[5],"improvements":[6],"in":[7,57,73,80],"design":[8,37,55],"productivity":[9],"and":[10,47,53,63,83,97],"more":[11],"scalable":[12],"system":[13],"paradigms.":[14],"Asynchronous":[15],"message":[16],"passing":[17],"networks":[18],"on":[19],"chip":[20],"(NOC)":[21],"have":[22],"been":[23],"proposed":[24],"as":[25],"backbones":[26],"for":[27,39],"billion-transistor":[28],"ASICs.":[29],"We":[30],"present":[31],"a":[32],"novel":[33],"layered":[34],"backbone-platform-system":[35],"(BPS)":[36],"methodology":[38],"development":[40],"network-on-chip":[42],"based":[43],"products.":[44],"It":[45],"combines":[46],"extends":[48],"the":[49,61,76,88,101],"distributed,":[50],"parallel,":[51],"embedded":[52],"platform-based":[54],"concepts":[56],"order":[58],"to":[59],"manage":[60],"diversity":[62],"complexity":[64],"NOC-based":[66],"systems.":[67],"The":[68,93],"reuse":[69,77],"communication":[71],"principles":[72],"various":[74],"platforms,":[75],"platforms":[79],"product":[81],"differentiation,":[82],"system-level":[84],"decision-support":[85],"methods":[86],"are":[87],"cornerstones":[89],"our":[91],"methodology.":[92],"presented":[94],"mappability":[95],"estimation":[96],"workload":[98],"simulations":[99],"demonstrate":[100],"feasibility":[102],"such":[104],"methods.":[105]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}