{"id":"https://openalex.org/W2171221402","doi":"https://doi.org/10.1109/icvd.2003.1183166","title":"Interfacing cores with on-chip packet-switched networks","display_name":"Interfacing cores with on-chip packet-switched networks","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2171221402","doi":"https://doi.org/10.1109/icvd.2003.1183166","mag":"2171221402"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002764971","display_name":"Praveen S. Bhojwani","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Bhojwani","raw_affiliation_strings":["Department of Computer Science, Texas A and M University, College Station, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Texas A and M University, College Station, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076611650","display_name":"Rajarshi Mahapatra","orcid":"https://orcid.org/0000-0003-0155-0218"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Mahapatra","raw_affiliation_strings":["Department of Computer Science, Texas A and M University, College Station, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Texas A and M University, College Station, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.9634,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.96522308,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"382","last_page":"387"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.8140445947647095},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7465071678161621},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7138463258743286},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6395940184593201},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.584089994430542},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.576825737953186},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5063914060592651},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.48216527700424194},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47491228580474854},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46571114659309387},{"id":"https://openalex.org/keywords/switched-communication-network","display_name":"Switched communication network","score":0.4512759745121002},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.44605308771133423},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43089228868484497},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.41425031423568726},{"id":"https://openalex.org/keywords/telecommunications-network","display_name":"Telecommunications network","score":0.4123048484325409},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2025476098060608},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.13937097787857056},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1280059516429901},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.08288007974624634}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.8140445947647095},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7465071678161621},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7138463258743286},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6395940184593201},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.584089994430542},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.576825737953186},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5063914060592651},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.48216527700424194},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47491228580474854},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46571114659309387},{"id":"https://openalex.org/C43118282","wikidata":"https://www.wikidata.org/wiki/Q7659100","display_name":"Switched communication network","level":3,"score":0.4512759745121002},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.44605308771133423},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43089228868484497},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.41425031423568726},{"id":"https://openalex.org/C192126672","wikidata":"https://www.wikidata.org/wiki/Q1068715","display_name":"Telecommunications network","level":2,"score":0.4123048484325409},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2025476098060608},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13937097787857056},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1280059516429901},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.08288007974624634},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icvd.2003.1183166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.474.2241","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.474.2241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://research.cs.tamu.edu/codesign/Publication-list/vlsi2003.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2011403724","https://openalex.org/W2109259551","https://openalex.org/W2119677480","https://openalex.org/W2123184444","https://openalex.org/W2151888078","https://openalex.org/W2160642395","https://openalex.org/W2285843464","https://openalex.org/W4232901967","https://openalex.org/W4245203543","https://openalex.org/W6682333537","https://openalex.org/W6696068849"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W2545310974","https://openalex.org/W1966325333","https://openalex.org/W2108200233"],"abstract_inverted_index":{"With":[0,60],"the":[1,4,14,24,37,47,51,55,61,69,73,86],"emergence":[2],"of":[3,16,29,36,63,81,90],"packet-switched":[5],"networks":[6],"as":[7],"a":[8,21],"possible":[9],"system-on-chip":[10],"(SoC)":[11],"communication":[12,30,52],"paradigm,":[13],"design":[15],"network-on-chips":[17],"(NoC)":[18],"has":[19],"provided":[20],"challenge":[22],"to":[23,46,58],"designers.":[25,42],"Meeting":[26],"latency":[27,66],"requirements":[28],"among":[31],"various":[32],"cores":[33],"is":[34],"one":[35],"crucial":[38],"objectives":[39],"for":[40],"system":[41],"The":[43],"core":[44],"interface":[45],"networking":[48],"logic":[49],"and":[50,85,92],"network":[53],"are":[54,83,94],"key":[56],"contributors":[57],"latency.":[59],"goal":[62],"reducing":[64],"this":[65,77],"we":[67],"examine":[68],"packetization":[70],"strategies":[71],"in":[72,88],"NoC":[74],"communication.":[75],"In":[76],"paper,":[78],"three":[79],"schemes":[80],"implementations":[82],"analyzed,":[84],"costs":[87],"terms":[89],"latency,":[91],"area":[93],"projected":[95],"through":[96],"actual":[97],"synthesis.":[98]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}