{"id":"https://openalex.org/W1669125078","doi":"https://doi.org/10.1109/icvd.2003.1183162","title":"New graphical I/sub DDQ/ signatures reduce defect level and yield loss","display_name":"New graphical I/sub DDQ/ signatures reduce defect level and yield loss","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W1669125078","doi":"https://doi.org/10.1109/icvd.2003.1183162","mag":"1669125078"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033947559","display_name":"Lan Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Rao","raw_affiliation_strings":["Electrical and Computer Engineering Department, Rutgers University, Piscataway, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Rutgers University, Piscataway, NJ, USA","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020404037","display_name":"M.L. Bushnell","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.L. Bushnell","raw_affiliation_strings":["Electrical and Computer Engineering Department, Rutgers University, Piscataway, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Rutgers University, Piscataway, NJ, USA","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V.D. Agrawal","raw_affiliation_strings":["Agere Systems, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Agere Systems, Murray Hill, NJ, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"353","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.7405651807785034},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6948292851448059},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.519152820110321},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5069489479064941},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4764856994152069},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3977702856063843},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3633728623390198},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15805286169052124},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13533973693847656}],"concepts":[{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.7405651807785034},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6948292851448059},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.519152820110321},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5069489479064941},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4764856994152069},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3977702856063843},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3633728623390198},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15805286169052124},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13533973693847656},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2003.1183162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.7599999904632568,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W122496158","https://openalex.org/W134734380","https://openalex.org/W186179651","https://openalex.org/W1488870485","https://openalex.org/W1491400234","https://openalex.org/W1527363716","https://openalex.org/W1579373034","https://openalex.org/W1880721252","https://openalex.org/W1909514346","https://openalex.org/W1967417417","https://openalex.org/W2048274027","https://openalex.org/W2052390581","https://openalex.org/W2096517882","https://openalex.org/W2098529259","https://openalex.org/W2109971199","https://openalex.org/W2112978605","https://openalex.org/W2116003598","https://openalex.org/W2127145135","https://openalex.org/W2135346934","https://openalex.org/W2141491963","https://openalex.org/W2142888710","https://openalex.org/W2147198689","https://openalex.org/W2151244242","https://openalex.org/W2151957093","https://openalex.org/W2405948641","https://openalex.org/W2542635574","https://openalex.org/W4247409213","https://openalex.org/W6604992875","https://openalex.org/W6675043323","https://openalex.org/W6829579079"],"related_works":["https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W1671124163","https://openalex.org/W2168674042","https://openalex.org/W2053286651","https://openalex.org/W2181743346","https://openalex.org/W2187401768","https://openalex.org/W2181413294","https://openalex.org/W2989452537","https://openalex.org/W2148647728"],"abstract_inverted_index":{"The":[0,145],"measured":[1],"I/sub":[2,15,24,57],"DDQ/":[3,16,25,58,142],"current":[4],"as":[5,13,38],"a":[6,19,28,43,55,90,124],"function":[7],"of":[8,18,27,31,81,89,101,126,164],"vectors":[9],"is":[10,93,147],"defined":[11],"here":[12],"the":[14,23,73,87,116,149,153,156,162],"signature":[17,76,88],"chip.":[20],"We":[21,52],"examined":[22],"signatures":[26],"large":[29],"number":[30],"SEMATECH":[32],"chips":[33,67],"that":[34,54,148],"have":[35],"been":[36],"classified":[37],"good":[39,74,91],"or":[40,62],"bad":[41],"by":[42],"combined":[44],"decision":[45,154],"from":[46],"functional,":[47],"delay":[48],"and":[49,104,113,135,158],"scan":[50],"tests.":[51,167],"find":[53],"single":[56],"threshold,":[59],"whether":[60],"absolute":[61],"differential,":[63],"cannot":[64],"separate":[65],"good/bad":[66],"with":[68],"any":[69,79],"desirable":[70],"accuracy,":[71],"because":[72],"chip":[75,92,108],"can":[77],"be":[78],"one":[80],"several":[82],"well-defined":[83],"graphs.":[84],"In":[85],"general,":[86],"found":[94],"to":[95,139],"contain,":[96],"discrete":[97],"levels":[98],"(or":[99],"bands)":[100],"varying":[102],"widths":[103],"separations.":[105],"A":[106],"faulty":[107],"almost":[109],"always":[110],"displays":[111],"noise":[112],"glitches":[114],"in":[115],"band":[117],"structure.":[118],"Based":[119],"on":[120],"observations,":[121],"we":[122],"develop":[123],"set":[125],"five":[127],"graphical":[128,150],"criteria,":[129],"which":[130],"provide":[131],"lower":[132],"defect":[133],"level":[134],"yield":[136],"loss":[137],"compared":[138],"other":[140,165],"non-I/sub":[141],"test":[143],"methods.":[144],"reason":[146],"procedure":[151],"customizes":[152],"for":[155],"chip-under-test,":[157],"may":[159],"substantially":[160],"reduce":[161],"usage":[163],"conventional":[166]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}