{"id":"https://openalex.org/W2112993906","doi":"https://doi.org/10.1109/icvd.2003.1183136","title":"Processing and scheduling components in an innovative network processor architecture","display_name":"Processing and scheduling components in an innovative network processor architecture","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2112993906","doi":"https://doi.org/10.1109/icvd.2003.1183136","mag":"2112993906"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://doi.org/10.1109/ICVD.2003.1183136","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106027287","display_name":"Kyriakos Vlachos","orcid":"https://orcid.org/0000-0002-2168-5171"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Vlachos","raw_affiliation_strings":["Bell Laboratories, EMEA, Lucent Technologies, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Laboratories, EMEA, Lucent Technologies, Inc., USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108509409","display_name":"N. Nikolaou","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Nikolaou","raw_affiliation_strings":["Bell Laboratories, EMEA, Lucent Technologies, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Laboratories, EMEA, Lucent Technologies, Inc., USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001630802","display_name":"\u202aTheofanis Orphanoudakis\u202c","orcid":"https://orcid.org/0000-0003-2944-1486"},"institutions":[{"id":"https://openalex.org/I4210122618","display_name":"Ellemedia Technologies (Greece)","ror":"https://ror.org/02c1kz490","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210122618"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"T. Orphanoudakis","raw_affiliation_strings":["Ellemedia Technologies Limited, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ellemedia Technologies Limited, Greece","institution_ids":["https://openalex.org/I4210122618"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037750466","display_name":"Stylianos Perissakis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122618","display_name":"Ellemedia Technologies (Greece)","ror":"https://ror.org/02c1kz490","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210122618"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Perissakis","raw_affiliation_strings":["Ellemedia Technologies Limited, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ellemedia Technologies Limited, Greece","institution_ids":["https://openalex.org/I4210122618"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045649319","display_name":"Dionisios Pnevmatikatos","orcid":"https://orcid.org/0000-0003-3533-2761"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Pnevmatikatos","raw_affiliation_strings":["Technical University of Crete, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Crete, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055270120","display_name":"George Kornaros","orcid":"https://orcid.org/0000-0002-2371-0633"},"institutions":[{"id":"https://openalex.org/I4210122618","display_name":"Ellemedia Technologies (Greece)","ror":"https://ror.org/02c1kz490","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210122618"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Kornaros","raw_affiliation_strings":["Ellemedia Technologies Limited, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ellemedia Technologies Limited, Greece","institution_ids":["https://openalex.org/I4210122618"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110683946","display_name":"J. S\u00e1nchez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.A. Sanchez","raw_affiliation_strings":["Bell Laboratories, EMEA, Lucent Technologies, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Laboratories, EMEA, Lucent Technologies, Inc., USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068698792","display_name":"G. Konstantoulakis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Konstantoulakis","raw_affiliation_strings":["In Access Netwoks SA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"In Access Netwoks SA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.557,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.89707026,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"195","last_page":"201"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8257632255554199},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.7681573629379272},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.7422166466712952},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.6379334926605225},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.621344804763794},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6012400984764099},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.549244225025177},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5062938928604126},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47817689180374146},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4722280502319336},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.458462119102478},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.45403289794921875},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3294888436794281},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2923809885978699},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2137450873851776},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.19166094064712524}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8257632255554199},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.7681573629379272},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.7422166466712952},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.6379334926605225},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.621344804763794},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6012400984764099},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.549244225025177},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5062938928604126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47817689180374146},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4722280502319336},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.458462119102478},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.45403289794921875},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3294888436794281},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2923809885978699},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2137450873851776},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.19166094064712524},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icvd.2003.1183136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.723.185","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.723.185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.ceid.upatras.gr/webpages/faculty/kvlachos/pubs/VLSI%202003-%20Processing%20and%20scheduling%20components%20in%20an%20innovative%20network%20processor%20architecture.pdf","raw_type":"text"},{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/34535","is_oa":true,"landing_page_url":"http://doi.org/10.1109/ICVD.2003.1183136","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/34535","is_oa":true,"landing_page_url":"http://doi.org/10.1109/ICVD.2003.1183136","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1777842159","https://openalex.org/W1920033171","https://openalex.org/W2097831241","https://openalex.org/W2123948546","https://openalex.org/W2136898852","https://openalex.org/W2169625245","https://openalex.org/W6680370574"],"related_works":["https://openalex.org/W2134692116","https://openalex.org/W4230695762","https://openalex.org/W2106695020","https://openalex.org/W4232211858","https://openalex.org/W4243964939","https://openalex.org/W2019410615","https://openalex.org/W1606574587","https://openalex.org/W4286295240","https://openalex.org/W1968780805","https://openalex.org/W2739791233"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"describe":[4],"the":[5,14,26,63,66,70,100,109,131],"architecture":[6],"of":[7,16,29,49,65,69,108,122,130],"an":[8],"innovative":[9],"network":[10,22],"processor":[11],"aiming":[12],"at":[13,25],"acceleration":[15],"packet":[17],"processing":[18],"in":[19],"high":[20,32,55],"speed":[21],"interfaces":[23],"and":[24,31,46,52,56,81,90,105,125],"tight":[27],"coupling":[28],"low":[30,57],"level":[33,58],"protocols.":[34],"The":[35],"proposed":[36,71],"design":[37],"uses":[38],"programmable":[39],"hard-wired":[40],"components":[41,96],"with":[42],"line":[43],"rate":[44],"throughput":[45],"is":[47,112],"capable":[48],"executing":[50],"protocols":[51],"handling":[53],"efficiently":[54],"streaming":[59],"operations.":[60],"We":[61],"discuss":[62],"details":[64],"main":[67],"innovation":[68],"design,":[72],"which":[73],"incorporates":[74],"a":[75,82],"three":[76],"stage":[77],"RISC-based":[78],"pipelined":[79],"module":[80],"composite":[83],"scheduling":[84],"unit":[85],"for":[86,127],"internal":[87],"resource":[88],"management":[89],"outgoing":[91],"traffic":[92],"shaping.":[93],"When":[94],"both":[95,119],"are":[97,117],"integrated":[98],"on":[99],"same":[101],"platform":[102],"then":[103],"maximum":[104],"fair":[106],"utilization":[107],"available":[110],"resources":[111],"achieved.":[113],"Quantitative":[114],"performance":[115],"results":[116],"given,":[118],"by":[120],"means":[121],"microcode":[123],"profiling":[124],"simulation":[126],"indicative":[128],"applications":[129],"protocol":[132],"processor.":[133]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}