{"id":"https://openalex.org/W2107713978","doi":"https://doi.org/10.1109/icvd.2003.1183135","title":"A new reactive processor with architectural support for control dominated embedded systems","display_name":"A new reactive processor with architectural support for control dominated embedded systems","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2107713978","doi":"https://doi.org/10.1109/icvd.2003.1183135","mag":"2107713978"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076621370","display_name":"Partha S. Roop","orcid":"https://orcid.org/0000-0001-9654-5678"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"P.S. Roop","raw_affiliation_strings":["Department of EEE, University of Auckland, Auckland, New Zealand","[Dept. of Electr. & Electron. Eng., Auckland Univ., New Zealand]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, University of Auckland, Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Auckland Univ., New Zealand]","institution_ids":["https://openalex.org/I154130895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088166627","display_name":"Zoran Sal\u010di\u0107","orcid":"https://orcid.org/0000-0001-7714-9848"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Z. Salcic","raw_affiliation_strings":["Department of EEE, University of Auckland, Auckland, New Zealand","[Dept. of Electr. & Electron. Eng., Auckland Univ., New Zealand]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, University of Auckland, Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Auckland Univ., New Zealand]","institution_ids":["https://openalex.org/I154130895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008748485","display_name":"Morteza Biglari-Abhari","orcid":"https://orcid.org/0000-0001-8094-5343"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"M. Biglari-Abhari","raw_affiliation_strings":["Department of EEE, University of Auckland, Auckland, New Zealand","[Dept. of Electr. & Electron. Eng., Auckland Univ., New Zealand]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, University of Auckland, Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Auckland Univ., New Zealand]","institution_ids":["https://openalex.org/I154130895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056816878","display_name":"Abbas Bigdeli","orcid":null},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"A. Bigdeli","raw_affiliation_strings":["Department of EEE, University of Auckland, Auckland, New Zealand","[Dept. of Electr. & Electron. Eng., Auckland Univ., New Zealand]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, University of Auckland, Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Auckland Univ., New Zealand]","institution_ids":["https://openalex.org/I154130895"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154130895"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"189","last_page":"194"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/polling","display_name":"Polling","score":0.8981175422668457},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7899280190467834},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6210939288139343},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5960830450057983},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5445806980133057},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.5342181324958801},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.503006637096405},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.48652997612953186},{"id":"https://openalex.org/keywords/preemption","display_name":"Preemption","score":0.4753432273864746},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.44598332047462463},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.38182175159454346},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2148485779762268},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1092727780342102}],"concepts":[{"id":"https://openalex.org/C204854418","wikidata":"https://www.wikidata.org/wiki/Q1362921","display_name":"Polling","level":2,"score":0.8981175422668457},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7899280190467834},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6210939288139343},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5960830450057983},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5445806980133057},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.5342181324958801},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.503006637096405},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.48652997612953186},{"id":"https://openalex.org/C206952183","wikidata":"https://www.wikidata.org/wiki/Q1193100","display_name":"Preemption","level":2,"score":0.4753432273864746},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.44598332047462463},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.38182175159454346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2148485779762268},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1092727780342102},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icvd.2003.1183135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.540.7280","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.540.7280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://homepages.engineering.auckland.ac.nz/~roop/documents/vlsi03.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W384318194","https://openalex.org/W1019390808","https://openalex.org/W1582900148","https://openalex.org/W2064693219","https://openalex.org/W2081938726","https://openalex.org/W2099808324","https://openalex.org/W2148006294","https://openalex.org/W2251335145","https://openalex.org/W2503657378","https://openalex.org/W3145830094","https://openalex.org/W6666961133"],"related_works":["https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2171175484","https://openalex.org/W2883183116","https://openalex.org/W2026084820","https://openalex.org/W2085872434","https://openalex.org/W2562747857","https://openalex.org/W4308095153"],"abstract_inverted_index":{"Control":[0],"dominated":[1,106],"embedded":[2],"systems":[3,20],"have":[4,40],"to":[5,11,24,97,119,129],"be":[6,22],"designed":[7],"for":[8,44,71],"fast":[9],"reaction":[10],"asynchronous":[12],"external":[13],"events":[14],"occurring":[15],"in":[16],"the":[17,74],"environment.":[18],"Such":[19],"must":[21],"able":[23],"perform":[25],"signal":[26,28],"emission,":[27],"polling,":[29],"preemption":[30],"and":[31,37,47,57,121],"priority":[32],"resolution":[33],"efficiently.":[34],"Current":[35],"microprocessors":[36],"microcontrollers,":[38],"however,":[39],"no":[41],"direct":[42],"support":[43,70,98],"such":[45,51],"tasks":[46],"employ":[48],"indirect":[49],"mechanisms":[50],"as":[52],"polling":[53],"(via":[54],"a":[55,64],"port)":[56],"interrupts.":[58],"In":[59],"this":[60],"paper,":[61],"we":[62],"propose":[63],"new":[65,78],"processor":[66,79,91],"core":[67,80,93],"having":[68],"architectural":[69],"reactivity":[72],"at":[73],"instruction":[75],"level.":[76],"The":[77],"(called":[81],"REFLIX)":[82],"is":[83],"an":[84,87,113],"extension":[85],"of":[86],"existing":[88],"open":[89],"source":[90],"(FLIX)":[92],"with":[94],"additional":[95],"instructions":[96],"reactivity.":[99],"Initial":[100],"benchmarking":[101],"results":[102],"(for":[103],"some":[104,130],"control":[105],"programs)":[107],"show":[108],"that":[109],"REFLIX":[110],"performs,":[111],"on":[112],"average,":[114],"5.92":[115],"times":[116],"faster":[117],"compared":[118,128],"FLIX":[120],"has":[122],"77%":[123],"code":[124],"size":[125],"reduction":[126],"when":[127],"conventional":[131],"processors.":[132]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}