{"id":"https://openalex.org/W2148137955","doi":"https://doi.org/10.1109/icvd.2003.1183130","title":"Exploiting ghost-FSMs as a BIST structure for sequential machines","display_name":"Exploiting ghost-FSMs as a BIST structure for sequential machines","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2148137955","doi":"https://doi.org/10.1109/icvd.2003.1183130","mag":"2148137955"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183130","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080921137","display_name":"Souvik Roy","orcid":"https://orcid.org/0000-0002-2052-1837"},"institutions":[{"id":"https://openalex.org/I77501641","display_name":"University of Kalyani","ror":"https://ror.org/03v783k16","country_code":"IN","type":"education","lineage":["https://openalex.org/I77501641"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Roy","raw_affiliation_strings":["Department of Computer Science & Engineering, Kalyani Government Engineering College, Kalyani, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Kalyani Government Engineering College, Kalyani, India","institution_ids":["https://openalex.org/I77501641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072356717","display_name":"Ujjwal Maulik","orcid":"https://orcid.org/0000-0003-1167-0774"},"institutions":[{"id":"https://openalex.org/I77501641","display_name":"University of Kalyani","ror":"https://ror.org/03v783k16","country_code":"IN","type":"education","lineage":["https://openalex.org/I77501641"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"U. Maulik","raw_affiliation_strings":["Department of Computer Science & Engineering, Kalyani Government Engineering College, Kalyani, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Kalyani Government Engineering College, Kalyani, India","institution_ids":["https://openalex.org/I77501641"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089134920","display_name":"Biplab K. Sikdar","orcid":"https://orcid.org/0000-0002-9394-8540"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B.K. Sikdar","raw_affiliation_strings":["Department of Computer Science & Technology, Bengal Engineering College\uc2a0(Deemed University), Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Bengal Engineering College\uc2a0(Deemed University), Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4955,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67992141,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"155","last_page":"160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.8240760564804077},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7626093626022339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7079643607139587},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7013673782348633},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6176369190216064},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5041223764419556},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4478849768638611},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.44656801223754883},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37389838695526123},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2907752990722656},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20088112354278564},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11264336109161377},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.08330148458480835}],"concepts":[{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.8240760564804077},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7626093626022339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7079643607139587},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7013673782348633},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6176369190216064},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5041223764419556},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4478849768638611},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.44656801223754883},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37389838695526123},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2907752990722656},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20088112354278564},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11264336109161377},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.08330148458480835},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2003.1183130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183130","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W29127030","https://openalex.org/W1511688816","https://openalex.org/W1981284897","https://openalex.org/W1999039453","https://openalex.org/W2021756047","https://openalex.org/W2099767303","https://openalex.org/W2113524639","https://openalex.org/W2116022438","https://openalex.org/W2117873690","https://openalex.org/W2125309464","https://openalex.org/W2137549092","https://openalex.org/W2152279620","https://openalex.org/W2158504836","https://openalex.org/W2165658646","https://openalex.org/W3141249762","https://openalex.org/W4246972245","https://openalex.org/W4252009015"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W776711554","https://openalex.org/W4245595174","https://openalex.org/W2115513740","https://openalex.org/W2539511314"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"the":[3,27,39,72,87,92],"novel":[4],"concept":[5],"of":[6,29,60,75,91],"ghost-FSM":[7,16,34],"as":[8,66],"a":[9,18,30,76,80],"BIST":[10,83],"structure":[11],"for":[12],"sequential":[13,77],"machines.":[14,63],"A":[15,33],"is":[17,23,107],"contrived":[19],"implicit":[20],"machine":[21,78],"that":[22,102],"deliberately":[24],"embedded":[25],"within":[26],"framework":[28],"given":[31],"FSM.":[32],"remains":[35],"dormant":[36],"except":[37],"at":[38],"testing":[40],"phase,":[41],"when":[42],"it":[43],"helps":[44],"to":[45,57,70],"generate":[46],"those":[47],"test":[48],"patterns":[49],"that,":[50],"otherwise,":[51],"could":[52],"not":[53],"be":[54],"generated":[55],"due":[56],"certain":[58],"idiosyncrasies":[59],"finite":[61],"state":[62],"It":[64],"acts":[65],"an":[67],"effective":[68],"tool":[69],"enhance":[71],"fault":[73],"coverage":[74],"in":[79,105],"PRPG":[81],"based":[82],"environment,":[84],"without":[85],"affecting":[86],"normal":[88],"operating":[89],"mode":[90],"machine.":[93],"Extensive":[94],"experimentation,":[95],"carried":[96],"out":[97],"on":[98],"MCNC":[99],"benchmarks,":[100],"confirm":[101],"significant":[103],"improvement":[104],"testability":[106],"attained":[108],"with":[109],"occasional,":[110],"very":[111],"little,":[112],"area":[113],"overhead.":[114]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}