{"id":"https://openalex.org/W2134221611","doi":"https://doi.org/10.1109/icvd.2003.1183127","title":"Effects of multi-cycle sensitization on delay tests","display_name":"Effects of multi-cycle sensitization on delay tests","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2134221611","doi":"https://doi.org/10.1109/icvd.2003.1183127","mag":"2134221611"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003715731","display_name":"Arun Krishnamachary","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Krishnamachary","raw_affiliation_strings":["Computer Engineering Research Center, University of Technology, Austin, TX, USA","Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.A. Abraham","raw_affiliation_strings":["Computer Engineering Research Center, University of Technology, Austin, TX, USA","Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9882000088691711,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7513877749443054},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6902623176574707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.641423225402832},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.624234676361084},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6066663861274719},{"id":"https://openalex.org/keywords/sensitization","display_name":"Sensitization","score":0.5015807151794434},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.4780184030532837},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4774773120880127},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34613388776779175},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3297775685787201},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18176206946372986},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1326483190059662},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08668828010559082}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7513877749443054},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6902623176574707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.641423225402832},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.624234676361084},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6066663861274719},{"id":"https://openalex.org/C2776217527","wikidata":"https://www.wikidata.org/wiki/Q944828","display_name":"Sensitization","level":2,"score":0.5015807151794434},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.4780184030532837},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4774773120880127},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34613388776779175},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3297775685787201},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18176206946372986},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1326483190059662},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08668828010559082},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C203014093","wikidata":"https://www.wikidata.org/wiki/Q101929","display_name":"Immunology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2003.1183127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W150601419","https://openalex.org/W1514701078","https://openalex.org/W1958909498","https://openalex.org/W1980985044","https://openalex.org/W1985476435","https://openalex.org/W2036824070","https://openalex.org/W2061946964","https://openalex.org/W2071868930","https://openalex.org/W2107203554","https://openalex.org/W2110164501","https://openalex.org/W2119130057","https://openalex.org/W2120237409","https://openalex.org/W2122620429","https://openalex.org/W2124196450","https://openalex.org/W2126324865","https://openalex.org/W2164754947","https://openalex.org/W2171288776","https://openalex.org/W6630554183","https://openalex.org/W6668626517","https://openalex.org/W6678242351"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W2120257283","https://openalex.org/W2132684947","https://openalex.org/W1412895167","https://openalex.org/W2165817266","https://openalex.org/W1493811107","https://openalex.org/W4238986168","https://openalex.org/W4240466429","https://openalex.org/W2132547051","https://openalex.org/W2161696808"],"abstract_inverted_index":{"Existing":[0],"delay":[1,27,65,80],"test":[2,7],"generation":[3,8],"techniques":[4,43],"focus":[5],"on":[6,47,91],"for":[9,26,64],"combinational":[10,55],"blocks,":[11],"and":[12,16,50,95],"assume":[13],"the":[14,19,48,51,54,62,70,75],"inputs":[15,49],"outputs":[17,52],"of":[18,33,53,79,84],"block":[20,56],"to":[21,60],"be":[22],"unconstrained.":[23],"Test":[24],"application":[25],"tests":[28],"is":[29,88],"done":[30],"by":[31],"means":[32],"enhanced":[34],"scan,":[35],"scan":[36],"shifting":[37],"or":[38],"functional":[39],"justification;":[40],"all":[41],"these":[42],"impose":[44],"minimal":[45],"constraints":[46],"targeted.":[57],"This":[58,67],"leads":[59],"over-testing":[61],"components":[63],"defects.":[66],"paper":[68],"analyzes":[69],"gains":[71],"associated":[72],"with":[73,94],"determining":[74,85],"multi-cycle":[76,86],"(sequential)":[77],"sensitization":[78,87],"tests.":[81],"The":[82],"advantages":[83],"then":[89],"illustrated":[90],"benchmark":[92],"designs":[93],"without":[96],"a":[97],"delay-specific":[98],"fault":[99],"model.":[100]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}