{"id":"https://openalex.org/W2096905154","doi":"https://doi.org/10.1109/icvd.2003.1183126","title":"Application of look-up table approach to high-K gate dielectric MOS transistor circuits","display_name":"Application of look-up table approach to high-K gate dielectric MOS transistor circuits","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2096905154","doi":"https://doi.org/10.1109/icvd.2003.1183126","mag":"2096905154"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183126","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183126","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101087455","display_name":"D.V. Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]},{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"D.V. Kumar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","Dept. of Electr. Eng., Indian Inst. of Technol., Mumbai, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Indian Inst. of Technol., Mumbai, India#TAB#","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058442976","display_name":"Nihar R. Mohapatra","orcid":"https://orcid.org/0000-0002-8827-5417"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]},{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N.R. Mohapatra","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","Dept. of Electr. Eng., Indian Inst. of Technol., Mumbai, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Indian Inst. of Technol., Mumbai, India#TAB#","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101943503","display_name":"Mahesh B. Patil","orcid":"https://orcid.org/0000-0001-8766-1044"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]},{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M.B. Patil","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","Dept. of Electr. Eng., Indian Inst. of Technol., Mumbai, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Indian Inst. of Technol., Mumbai, India#TAB#","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065019619","display_name":"V. Ramgopal Rao","orcid":"https://orcid.org/0000-0001-9157-957X"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]},{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V.R. Rao","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","Dept. of Electr. Eng., Indian Inst. of Technol., Mumbai, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Indian Inst. of Technol., Mumbai, India#TAB#","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101087455"],"corresponding_institution_ids":["https://openalex.org/I162827531","https://openalex.org/I64295750"],"apc_list":null,"apc_paid":null,"fwci":1.0432,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.78041696,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"128","last_page":"133"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8458026647567749},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5734859704971313},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5599154233932495},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5403632521629333},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5214226245880127},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5205317735671997},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.518969714641571},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44062885642051697},{"id":"https://openalex.org/keywords/gate-dielectric","display_name":"Gate dielectric","score":0.42066606879234314},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34119483828544617},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20102906227111816},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14506888389587402}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8458026647567749},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5734859704971313},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5599154233932495},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5403632521629333},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5214226245880127},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5205317735671997},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.518969714641571},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44062885642051697},{"id":"https://openalex.org/C166972891","wikidata":"https://www.wikidata.org/wiki/Q5527011","display_name":"Gate dielectric","level":4,"score":0.42066606879234314},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34119483828544617},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20102906227111816},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14506888389587402},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icvd.2003.1183126","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183126","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:dsapce.library.iitb.ac.in:10054/427","is_oa":false,"landing_page_url":"http://dspace.library.iitb.ac.in/xmlui/handle/10054/427","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:dspace.library.iitb.ac.in:10054/427","is_oa":false,"landing_page_url":"http://hdl.handle.net/10054/427","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1533614470","https://openalex.org/W1593722983","https://openalex.org/W1869088902","https://openalex.org/W2003645630","https://openalex.org/W2129166063","https://openalex.org/W2131965942","https://openalex.org/W2140744810","https://openalex.org/W2145633302","https://openalex.org/W2167256532","https://openalex.org/W2172020272","https://openalex.org/W6631825456"],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2084169748","https://openalex.org/W2127529229","https://openalex.org/W2355515259","https://openalex.org/W2124289628","https://openalex.org/W1822998120","https://openalex.org/W2165625444","https://openalex.org/W1762720839","https://openalex.org/W2096905154"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"study":[4],"the":[5,15,49,53],"circuit":[6,28],"performance":[7],"issues":[8],"of":[9,52,60],"high-K":[10],"gate":[11],"dielectric":[12],"MOSFETs":[13],"using":[14,43],"Look-up":[16],"Table":[17],"(LUT)":[18],"approach.":[19],"The":[20],"LUT":[21,37],"approach":[22],"is":[23],"implemented":[24],"in":[25],"a":[26],"public-domain":[27],"simulator":[29,38],"SEQUEL.":[30],"We":[31],"observed":[32],"an":[33],"excellent":[34],"match":[35],"between":[36],"and":[39],"mixed":[40],"mode":[41],"simulations":[42],"MEDICI.":[44],"This":[45],"work":[46],"clearly":[47],"demonstrates":[48],"predictive":[50],"power":[51],"new":[54],"simulator,":[55],"as":[56],"it":[57],"enables":[58],"evaluation":[59],"circuits":[61],"directly":[62],"from":[63],"device":[64],"simulation":[65],"results":[66],"without":[67],"going":[68],"through":[69],"model":[70],"parameter":[71],"extraction.":[72]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}