{"id":"https://openalex.org/W2111388788","doi":"https://doi.org/10.1109/icvd.2003.1183120","title":"A fast macro based compilation methodology for partially reconfigurable FPGA designs","display_name":"A fast macro based compilation methodology for partially reconfigurable FPGA designs","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2111388788","doi":"https://doi.org/10.1109/icvd.2003.1183120","mag":"2111388788"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024901422","display_name":"Manish Handa","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Handa","raw_affiliation_strings":["Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","Cincinnati Univ., OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Cincinnati Univ., OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102904942","display_name":"R. Radhakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Radhakrishnan","raw_affiliation_strings":["Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","Cincinnati Univ., OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Cincinnati Univ., OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032411695","display_name":"M. Mukherjee","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Mukherjee","raw_affiliation_strings":["Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","Cincinnati Univ., OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Cincinnati Univ., OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040975645","display_name":"Ranga Vemuri","orcid":"https://orcid.org/0000-0002-4903-2746"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Vemuri","raw_affiliation_strings":["Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","Cincinnati Univ., OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Cincinnati Univ., OH, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024901422"],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.55041403,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":null,"first_page":"91","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8249534368515015},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8110884428024292},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.7520178556442261},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.7372335195541382},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6343172788619995},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.6145948171615601},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5704549551010132},{"id":"https://openalex.org/keywords/novelty","display_name":"Novelty","score":0.5646966099739075},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5543919801712036},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5142033100128174},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5009760856628418},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.43593835830688477},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3289366364479065},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26913273334503174},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2316378355026245},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11845564842224121},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.09821000695228577}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8249534368515015},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8110884428024292},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.7520178556442261},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.7372335195541382},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6343172788619995},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.6145948171615601},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5704549551010132},{"id":"https://openalex.org/C2778738651","wikidata":"https://www.wikidata.org/wiki/Q16546687","display_name":"Novelty","level":2,"score":0.5646966099739075},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5543919801712036},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5142033100128174},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5009760856628418},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.43593835830688477},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3289366364479065},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26913273334503174},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2316378355026245},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11845564842224121},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.09821000695228577},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C27206212","wikidata":"https://www.wikidata.org/wiki/Q34178","display_name":"Theology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2003.1183120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310256","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W157706557","https://openalex.org/W1522343170","https://openalex.org/W1963574739","https://openalex.org/W2101158570","https://openalex.org/W2108684186","https://openalex.org/W2108873118","https://openalex.org/W2119496407","https://openalex.org/W2141219405","https://openalex.org/W2168972454","https://openalex.org/W2169601811","https://openalex.org/W3023384121","https://openalex.org/W6606411226","https://openalex.org/W6677517363"],"related_works":["https://openalex.org/W2269990635","https://openalex.org/W4200122249","https://openalex.org/W2543290882","https://openalex.org/W2295153704","https://openalex.org/W1490270176","https://openalex.org/W1604320855","https://openalex.org/W2159022270","https://openalex.org/W282396022","https://openalex.org/W2507786429","https://openalex.org/W4241206086"],"abstract_inverted_index":{"In":[0],"this":[1,40],"paper,":[2],"we":[3],"propose":[4],"a":[5,11,14,47,70],"methodology":[6,68],"for":[7],"automated":[8],"mapping":[9,61],"of":[10,26,39,46,55],"design":[12],"onto":[13],"partially":[15],"reconfigurable":[16],"device.":[17],"We":[18],"generate":[19],"partial":[20],"bitstream":[21],"files":[22],"from":[23,63],"behavioral":[24],"description":[25],"the":[27,34,44,64],"task,":[28],"that":[29,52],"are":[30],"used":[31],"to":[32,77],"reconfigure":[33],"device":[35],"dynamically.":[36],"The":[37],"novelty":[38],"research":[41],"lies":[42],"in":[43,73],"application":[45],"macro":[48],"based":[49],"synthesis":[50,58,65],"approach":[51],"allows":[53],"elimination":[54],"both":[56],"logic":[57],"and":[59],"technology":[60],"phases":[62],"flow.":[66],"Our":[67],"provides":[69],"significant":[71],"reduction":[72],"compilation":[74],"time":[75],"compared":[76],"commercial":[78],"tools.":[79]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}