{"id":"https://openalex.org/W2158280390","doi":"https://doi.org/10.1109/icvd.2003.1183118","title":"Low power technology mapping for LUT based FPGA - a genetic algorithm approach","display_name":"Low power technology mapping for LUT based FPGA - a genetic algorithm approach","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2158280390","doi":"https://doi.org/10.1109/icvd.2003.1183118","mag":"2158280390"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183118","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041915132","display_name":"Rajiv K. Pandey","orcid":"https://orcid.org/0000-0002-2091-231X"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"R. Pandey","raw_affiliation_strings":["Department of Computer Sc. & Engineering, Indian Institute of Technology, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Sc. & Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077947010","display_name":"Santanu Chattopadhyay","orcid":"https://orcid.org/0000-0002-1227-0732"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Chattopadhyay","raw_affiliation_strings":["Department of Computer Sc. & Engineering, Indian Institute of Technology, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Sc. & Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5041915132"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":0.3477,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.65910377,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.9426522254943848},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7581454515457153},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7264307141304016},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6362480521202087},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.518643319606781},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5123225450515747},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5117435455322266},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4837246239185333},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47214487195014954},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.47175270318984985},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43127915263175964},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4150104522705078},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4035927951335907},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23041576147079468},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1282983124256134},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08353880047798157}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.9426522254943848},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7581454515457153},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7264307141304016},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6362480521202087},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.518643319606781},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5123225450515747},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5117435455322266},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4837246239185333},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47214487195014954},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.47175270318984985},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43127915263175964},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4150104522705078},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4035927951335907},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23041576147079468},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1282983124256134},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08353880047798157},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2003.1183118","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1500238730","https://openalex.org/W1511688816","https://openalex.org/W1639032689","https://openalex.org/W1913908537","https://openalex.org/W2046150203","https://openalex.org/W2051812553","https://openalex.org/W2074063066","https://openalex.org/W2096424065","https://openalex.org/W2105388068","https://openalex.org/W2105715355","https://openalex.org/W2108914609","https://openalex.org/W2120666737","https://openalex.org/W2131713326","https://openalex.org/W2133659278","https://openalex.org/W2167328871","https://openalex.org/W6684552681"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4238178324","https://openalex.org/W4248668797","https://openalex.org/W2153257783","https://openalex.org/W818963952","https://openalex.org/W1603944672","https://openalex.org/W1851795671","https://openalex.org/W2146663621","https://openalex.org/W2059422871","https://openalex.org/W1966764473"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,32],"consider":[4],"the":[5,43,55,58,68,80,87,91],"problem":[6,22],"of":[7,57,74,93],"LookUp":[8],"Table":[9],"(LUT)":[10],"based":[11,53,62],"FPGA":[12],"technology":[13],"mapping":[14],"for":[15,39],"power":[16],"minimization":[17],"in":[18,51,86],"combinational":[19],"circuits.":[20],"The":[21],"has":[23],"been":[24],"previously":[25],"proven":[26],"to":[27,66],"be":[28],"NP-complete":[29],"and":[30,49],"here":[31],"present":[33],"an":[34],"efficient":[35],"Genetic":[36],"Algorithm":[37],"solution":[38],"it.":[40],"Considering":[41],"that":[42],"connection":[44],"switches":[45],"possess":[46],"large":[47],"resistance":[48],"capacitance":[50],"LUT":[52,94],"FPGA,":[54],"fitness":[56],"chromosome":[59],"is":[60,95],"selected":[61],"on":[63,71],"its":[64],"ability":[65],"reduce":[67],"transition":[69,84],"probability":[70],"\"visible\"":[72],"edges":[73],"mapped":[75],"logic":[76],"circuits":[77],"by":[78],"hiding":[79],"paths":[81],"with":[82],"high":[83],"activity":[85],"\"invisible\"":[88],"edges.":[89],"Meanwhile,":[90],"number":[92],"also":[96],"kept":[97],"small.":[98]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}