{"id":"https://openalex.org/W1827781850","doi":"https://doi.org/10.1109/icvd.2003.1183106","title":"Testing embedded cores and SOCs-DFT, ATPG and BIST solutions","display_name":"Testing embedded cores and SOCs-DFT, ATPG and BIST solutions","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W1827781850","doi":"https://doi.org/10.1109/icvd.2003.1183106","mag":"1827781850"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2003.1183106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028519358","display_name":"Rubin Parekhji","orcid":"https://orcid.org/0009-0000-6625-2786"},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":true,"raw_author_name":"R.A. Parekhji","raw_affiliation_strings":["Texas Instruments, Inc., India","[Texas Instruments, INDIA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"[Texas Instruments, INDIA]","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5028519358"],"corresponding_institution_ids":["https://openalex.org/I4210109535","https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"17","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.792121946811676},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7846314907073975},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7443366646766663},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6319127082824707},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5951104760169983},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5613009929656982},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5508826971054077},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5451177954673767},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5343719124794006},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48892417550086975},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4822198152542114},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.43371933698654175},{"id":"https://openalex.org/keywords/viewpoints","display_name":"Viewpoints","score":0.43216004967689514},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43089696764945984},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4205312728881836},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3493993878364563},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30164986848831177},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.28387171030044556},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.16676217317581177},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11596286296844482},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08680379390716553}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.792121946811676},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7846314907073975},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7443366646766663},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6319127082824707},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5951104760169983},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5613009929656982},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5508826971054077},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5451177954673767},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5343719124794006},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48892417550086975},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4822198152542114},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.43371933698654175},{"id":"https://openalex.org/C2776035091","wikidata":"https://www.wikidata.org/wiki/Q7928819","display_name":"Viewpoints","level":2,"score":0.43216004967689514},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43089696764945984},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4205312728881836},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3493993878364563},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30164986848831177},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28387171030044556},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.16676217317581177},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11596286296844482},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08680379390716553},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2003.1183106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2003.1183106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th International Conference on VLSI Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2164493372","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W4245595174","https://openalex.org/W2115513740","https://openalex.org/W2539511314","https://openalex.org/W2132255345"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"This":[4],"tutorial":[5],"presents":[6],"a":[7,68],"range":[8],"of":[9,53,56],"design":[10,46,71,84],"and":[11,14,37,40,47,79],"test":[12,48,57,76],"techniques":[13],"considerations":[15],"for":[16,50,70],"incorporating":[17],"high":[18,22],"level":[19],"testability":[20],"into":[21],"performance":[23],"SOC":[24],"designs,":[25],"constructed":[26],"using":[27],"embedded":[28],"cores.":[29],"Different":[30],"solutions":[31],"are":[32,64],"proposed":[33],"around":[34],"DFT,":[35],"ATPG":[36],"BIST":[38],"techniques,":[39],"their":[41],"implementation":[42,78],"explained":[43,65],"from":[44],"the":[45],"viewpoints,":[49],"different":[51],"components":[52],"SOCs.":[54],"Capabilities":[55],"automation":[58],"tools":[59],"to":[60,73,81],"aid":[61],"such":[62],"implementations":[63],"alongside.":[66],"Finally,":[67],"framework":[69],"planning":[72],"assist":[74],"in":[75],"logic":[77],"validation,":[80],"meet":[82],"aggressive":[83],"cycle":[85],"times,":[86],"is":[87],"presented.":[88]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}