{"id":"https://openalex.org/W2134965688","doi":"https://doi.org/10.1109/icvd.2001.902673","title":"A code transition delay model for ADC test","display_name":"A code transition delay model for ADC test","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W2134965688","doi":"https://doi.org/10.1109/icvd.2001.902673","mag":"2134965688"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.2001.902673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2001.902673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design 2001. Fourteenth International Conference on VLSI Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051724808","display_name":"Sanjay Mohan","orcid":"https://orcid.org/0000-0001-8960-2507"},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Mohan","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Rutgers University, Piscataway, NJ, USA","[Dept. of Electr. & Comput. Eng., Rutgers Univ., Piscataway, NJ, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Rutgers University, Piscataway, NJ, USA","institution_ids":["https://openalex.org/I102322142"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Rutgers Univ., Piscataway, NJ, USA]","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020404037","display_name":"M.L. Bushnell","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.L. Bushnell","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Rutgers University, Piscataway, NJ, USA","Rutgers, University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Rutgers University, Piscataway, NJ, USA","institution_ids":["https://openalex.org/I102322142"]},{"raw_affiliation_string":"Rutgers, University","institution_ids":["https://openalex.org/I102322142"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I102322142"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.17894377,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"274","last_page":"282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6507949829101562},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6456797122955322},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6236323118209839},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.6018001437187195},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5773473381996155},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.548858642578125},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.5251196026802063},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49003732204437256},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.411366730928421},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34760069847106934},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3232599198818207},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20624524354934692},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18594661355018616},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17308008670806885},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11709398031234741},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08490628004074097},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08171865344047546}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6507949829101562},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6456797122955322},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6236323118209839},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.6018001437187195},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5773473381996155},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.548858642578125},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.5251196026802063},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49003732204437256},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.411366730928421},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34760069847106934},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3232599198818207},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20624524354934692},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18594661355018616},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17308008670806885},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11709398031234741},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08490628004074097},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08171865344047546},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.2001.902673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.2001.902673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design 2001. Fourteenth International Conference on VLSI Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W560107753","https://openalex.org/W1638355465","https://openalex.org/W1976487465","https://openalex.org/W2022977241","https://openalex.org/W2101218599","https://openalex.org/W2126031596","https://openalex.org/W2143027772","https://openalex.org/W2146116573","https://openalex.org/W2149980863","https://openalex.org/W4230446214"],"related_works":["https://openalex.org/W2148068418","https://openalex.org/W3084952742","https://openalex.org/W2742610530","https://openalex.org/W2214718483","https://openalex.org/W3014521742","https://openalex.org/W2023858428","https://openalex.org/W1992689052","https://openalex.org/W3139879056","https://openalex.org/W2150379246","https://openalex.org/W2168668096"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,22,80,121,134],"new":[3],"fault":[4],"model":[5],"for":[6,70,136],"static":[7],"linearity":[8,91],"testing":[9],"of":[10,26,46,49,79,102],"analog-to-digital":[11],"converters":[12],"(ADCs).":[13],"Faults":[14],"in":[15,44],"the":[16,27,32,47,54,59,72,76,89,103,106,140],"analog":[17],"sub-circuit":[18],"(ASC)":[19],"manifest":[20],"as":[21],"delay":[23],"or":[24,40],"advance":[25],"code":[28,82,138],"transition":[29,57,61],"points,":[30],"when":[31],"triangle":[33],"wave":[34],"input":[35],"is":[36,117,145],"applied.":[37],"The":[38,143],"delays":[39],"advances":[41],"are":[42,68,84],"measured":[43],"terms":[45],"number":[48],"clocks":[50],"that":[51,95,139],"occur":[52],"between":[53,62],"ideal":[55],"case":[56],"and":[58,75,83,116],"actual":[60],"two":[63],"given":[64,81],"codes.":[65],"These":[66],"differences":[67],"calculated":[69],"both":[71],"lower":[73],"edge":[74,78],"upper":[77],"then":[85],"used":[86],"to":[87,120],"calculate":[88],"differential":[90],"error":[92],"(DLE)":[93],"at":[94],"code.":[96],"This":[97],"technique":[98,144],"considers":[99],"time":[100],"ordering":[101],"codes":[104],"which":[105],"histogram":[107],"method":[108],"does":[109],"not.":[110],"It":[111],"also":[112],"requires":[113],"less":[114],"hardware":[115],"more":[118],"conducive":[119],"built-in":[122],"self-test":[123],"(BIST)":[124],"implementation":[125],"because":[126],"we":[127],"use":[128],"only":[129],"6":[130],"registers":[131],"rather":[132],"than":[133],"register":[135],"every":[137],"ADC":[141],"produces.":[142],"validated":[146],"on":[147],"several":[148],"CMOS":[149],"flash":[150],"ADCs.":[151]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}