{"id":"https://openalex.org/W2101603003","doi":"https://doi.org/10.1109/icvd.1996.489448","title":"A novel allocation strategy for control and memory intensive telecommunication circuits","display_name":"A novel allocation strategy for control and memory intensive telecommunication circuits","publication_year":2002,"publication_date":"2002-12-23","ids":{"openalex":"https://openalex.org/W2101603003","doi":"https://doi.org/10.1109/icvd.1996.489448","mag":"2101603003"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.1996.489448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1996.489448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 9th International Conference on VLSI Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023646315","display_name":"Bengt Svantesson","orcid":null},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"B. Svantesson","raw_affiliation_strings":["Department Of Electronic System Design Royal Institute of Technology, KTH-Electrum"],"affiliations":[{"raw_affiliation_string":"Department Of Electronic System Design Royal Institute of Technology, KTH-Electrum","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026355063","display_name":"Ahmed Hemani","orcid":"https://orcid.org/0000-0003-0565-9376"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"A. Hemani","raw_affiliation_strings":["Department Of Electronic System Design Royal Institute of Technology, KTH-Electrum"],"affiliations":[{"raw_affiliation_string":"Department Of Electronic System Design Royal Institute of Technology, KTH-Electrum","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085157503","display_name":"Peeter Ellervee","orcid":"https://orcid.org/0000-0002-0745-6743"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Ellervee","raw_affiliation_strings":["Dept. of Electron. Syst. Design, R. Inst. of Technol., Sweden"],"affiliations":[{"raw_affiliation_string":"Dept. of Electron. Syst. Design, R. Inst. of Technol., Sweden","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087473000","display_name":"A. Postulal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Postulal","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008852459","display_name":"Johnny \u00d6berg","orcid":"https://orcid.org/0000-0002-8072-1742"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"J. Oberg","raw_affiliation_strings":["Department Of Electronic System Design Royal Institute of Technology, KTH-Electrum"],"affiliations":[{"raw_affiliation_string":"Department Of Electronic System Design Royal Institute of Technology, KTH-Electrum","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032163732","display_name":"Axel Jantsch","orcid":"https://orcid.org/0000-0003-2251-0004"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"A. Jantsch","raw_affiliation_strings":["Department Of Electronic System Design Royal Institute of Technology, KTH-Electrum"],"affiliations":[{"raw_affiliation_string":"Department Of Electronic System Design Royal Institute of Technology, KTH-Electrum","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003371230","display_name":"Hannu Tenhunen","orcid":"https://orcid.org/0000-0003-1959-6513"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"H. Tenhunen","raw_affiliation_strings":["Department Of Electronic System Design Royal Institute of Technology, KTH-Electrum"],"affiliations":[{"raw_affiliation_string":"Department Of Electronic System Design Royal Institute of Technology, KTH-Electrum","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5023646315"],"corresponding_institution_ids":["https://openalex.org/I86987016"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.11924385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"23","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8211300373077393},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7722045183181763},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6930312514305115},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.5088658332824707},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.4988524913787842},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4889479875564575},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4862483739852905},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4191463589668274},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39885637164115906},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3521476089954376},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2968021333217621},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19099044799804688},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1900990605354309},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1776846945285797}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8211300373077393},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7722045183181763},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6930312514305115},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.5088658332824707},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4988524913787842},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4889479875564575},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4862483739852905},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4191463589668274},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39885637164115906},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3521476089954376},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2968021333217621},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19099044799804688},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1900990605354309},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1776846945285797},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.1996.489448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1996.489448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 9th International Conference on VLSI Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W23521007","https://openalex.org/W1743606502","https://openalex.org/W1966415715","https://openalex.org/W2020234097","https://openalex.org/W2057383914","https://openalex.org/W2076442503","https://openalex.org/W2082376775","https://openalex.org/W2114041373","https://openalex.org/W2144108271","https://openalex.org/W2153755007","https://openalex.org/W2171845075","https://openalex.org/W3145671615","https://openalex.org/W3171027233","https://openalex.org/W4240317404","https://openalex.org/W6669639338"],"related_works":["https://openalex.org/W2363829830","https://openalex.org/W78782492","https://openalex.org/W2069295582","https://openalex.org/W1986121963","https://openalex.org/W2122949436","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2077870657","https://openalex.org/W181593118","https://openalex.org/W1966826470"],"abstract_inverted_index":{"Communication":[0],"sub-systems":[1],"that":[2,36,74,118],"deal":[3],"with":[4,20,163,202],"switching,":[5],"routing":[6],"and":[7,18,26,52,126,137,187],"protocol":[8],"implementation":[9],"often":[10],"have":[11,40,53],"their":[12],"functionality":[13],"dominated":[14],"by":[15,45,93,180,191],"control":[16],"logic":[17],"interaction":[19],"memory.":[21],"Synthesis":[22],"of":[23,78,86,96,112,130,140,147,175],"such":[24],"Control":[25],"Memory":[27],"Intensive":[28],"Systems":[29],"(hereafter":[30],"abbreviated":[31],"to":[32,55,59,99,152,183],"CMISTs)":[33],"poses":[34],"demands":[35,77],"in":[37,135],"the":[38,70,75,84,100,124,131,141,145,149,153,164,173,176,203],"past":[39],"not":[41],"been":[42],"met":[43,82],"satisfactorily":[44],"general":[46,88],"purpose":[47,89],"high-level":[48],"synthesis":[49,71,76,91,138,150,170,178],"(HLS)":[50],"tools":[51],"led":[54],"several":[56],"research":[57],"efforts":[58],"address":[60],"these":[61],"demands.":[62],"In":[63],"this":[64],"paper":[65],"we:":[66],"Characterise":[67],"CMISTs":[68,79],"from":[69,166,205],"viewpoint;":[72],"Contend":[73],"can":[80],"be":[81],"within":[83],"framework":[85],"a":[87,105,109,156],"High-level":[90,169],"tool,":[92],"making":[94],"parts":[95],"it":[97,182],"adaptive":[98],"input,":[101],"rather":[102],"than":[103],"develop":[104],"complete":[106],"tool":[107],"for":[108,121],"particular":[110],"type":[111],"application;":[113],"Present":[114,123,144],"an":[115,184],"allocation":[116],"strategy":[117],"automatically":[119],"adapts":[120],"CMISTs;":[122],"Operation":[125],"Maintenance":[127],"(OAM)":[128],"Protocol":[129],"ATM,":[132],"its":[133],"modelling":[134],"VHDL":[136,142],"aspects":[139],"model;":[143],"results":[146,160,198,204],"applying":[148,181],"methodology":[151,179],"OAM":[154],"as":[155],"test":[157],"case.":[158],"The":[159,197],"are":[161],"compared":[162,201],"result":[165],"two":[167,206],"commercial":[168,207],"tool;":[171],"Prove":[172],"efficacy":[174],"proposed":[177],"industrial":[185],"design":[186],"comparing":[188],"our":[189],"obtained":[190],"designing":[192],"manually":[193],"at":[194],"register-transfer":[195],"level;":[196],"is":[199],"also":[200],"HLS":[208],"tools.":[209]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}