{"id":"https://openalex.org/W7130613125","doi":"https://doi.org/10.1109/ictc66702.2025.11388755","title":"A Heterogeneous Multi-device System for Synchronous Signal Capture and Processing","display_name":"A Heterogeneous Multi-device System for Synchronous Signal Capture and Processing","publication_year":2025,"publication_date":"2025-10-14","ids":{"openalex":"https://openalex.org/W7130613125","doi":"https://doi.org/10.1109/ictc66702.2025.11388755"},"language":null,"primary_location":{"id":"doi:10.1109/ictc66702.2025.11388755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ictc66702.2025.11388755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 16th International Conference on Information and Communication Technology Convergence (ICTC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050086631","display_name":"Alexander Kroh","orcid":"https://orcid.org/0000-0001-9231-4792"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Alexander Kroh","raw_affiliation_strings":["Macquarie University,School of Engineering,Sydney,NSW,Australia,2109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,School of Engineering,Sydney,NSW,Australia,2109","institution_ids":["https://openalex.org/I99043593"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015257698","display_name":"Vu Hoang Thang Chau","orcid":"https://orcid.org/0000-0003-2386-7638"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Vu Hoang Thang Chau","raw_affiliation_strings":["Macquarie University,School of Engineering,Sydney,NSW,Australia,2109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,School of Engineering,Sydney,NSW,Australia,2109","institution_ids":["https://openalex.org/I99043593"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005729483","display_name":"Duc Dung Vu","orcid":"https://orcid.org/0000-0001-8273-9965"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Duc Dung Vu","raw_affiliation_strings":["Macquarie University,School of Engineering,Sydney,NSW,Australia,2109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,School of Engineering,Sydney,NSW,Australia,2109","institution_ids":["https://openalex.org/I99043593"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056452912","display_name":"Ediz Cetin","orcid":"https://orcid.org/0000-0002-9313-3034"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Ediz Cetin","raw_affiliation_strings":["Macquarie University,School of Engineering,Sydney,NSW,Australia,2109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,School of Engineering,Sydney,NSW,Australia,2109","institution_ids":["https://openalex.org/I99043593"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99043593"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"179","last_page":"183"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5131999850273132,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5131999850273132,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.10840000212192535,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.10570000112056732,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6710000038146973},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5562000274658203},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.5263000130653381},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.47360000014305115},{"id":"https://openalex.org/keywords/preprocessor","display_name":"Preprocessor","score":0.45190000534057617},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4422999918460846},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4399999976158142},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.4275999963283539}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.781499981880188},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6710000038146973},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5562000274658203},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.5263000130653381},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4797999858856201},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.47360000014305115},{"id":"https://openalex.org/C34736171","wikidata":"https://www.wikidata.org/wiki/Q918333","display_name":"Preprocessor","level":2,"score":0.45190000534057617},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4422999918460846},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4399999976158142},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.4275999963283539},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41760000586509705},{"id":"https://openalex.org/C187077762","wikidata":"https://www.wikidata.org/wiki/Q5036976","display_name":"Capture effect","level":4,"score":0.3878999948501587},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.3788999915122986},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.3610999882221222},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30489999055862427},{"id":"https://openalex.org/C137270730","wikidata":"https://www.wikidata.org/wiki/Q120811","display_name":"Detection theory","level":3,"score":0.3025999963283539},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.29660001397132874},{"id":"https://openalex.org/C178317062","wikidata":"https://www.wikidata.org/wiki/Q5477933","display_name":"Frame synchronization","level":4,"score":0.2761000096797943},{"id":"https://openalex.org/C2983886724","wikidata":"https://www.wikidata.org/wiki/Q4262","display_name":"Radio signal","level":3,"score":0.2705000042915344},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.25999999046325684}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ictc66702.2025.11388755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ictc66702.2025.11388755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 16th International Conference on Information and Communication Technology Convergence (ICTC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2123968086","https://openalex.org/W3133274213","https://openalex.org/W4400772101","https://openalex.org/W4401508653","https://openalex.org/W4401692017","https://openalex.org/W4404057390","https://openalex.org/W4410950013","https://openalex.org/W4411726444"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,27,90],"framework":[4],"for":[5,92],"extending":[6],"synchronous":[7],"GHz-range":[8],"analog":[9],"signal":[10,39,86],"acquisition":[11,96],"using":[12,59],"multiple":[13],"heterogeneous":[14],"Radio":[15],"Frequency":[16],"System-on-Chip":[17],"(RFSoC)":[18],"platforms.":[19],"Analog-to-Digital":[20],"channels":[21],"are":[22],"aggregated":[23],"and":[24,50,62,71,88],"streamed":[25],"to":[26],"centralized":[28],"backbone":[29],"via":[30],"100":[31],"Gbps":[32],"Ethernet.":[33],"A":[34],"timestamping":[35],"mechanism":[36],"enables":[37],"accurate":[38],"reconstruction":[40],"despite":[41],"inter-device":[42,72],"synchronization":[43,70],"challenges.":[44],"Two":[45],"preprocessing":[46],"methods,":[47],"bit":[48],"truncation":[49],"frame":[51],"buffering,":[52],"optimize":[53],"throughput":[54],"under":[55],"bandwidth":[56],"constraints.":[57],"Experiments":[58],"AMD":[60],"ZCU111":[61],"RealDigital":[63],"RFSoC":[64],"4x2":[65],"platforms":[66],"demonstrate":[67],"reliable":[68],"intra-device":[69],"alignment":[73],"within":[74],"6":[75],"ns.":[76],"The":[77],"results":[78],"validate":[79],"the":[80],"feasibility":[81],"of":[82],"scalable,":[83],"distributed":[84],"RF":[85],"capture":[87],"provide":[89],"foundation":[91],"future":[93],"multi-board":[94],"data":[95],"systems":[97],"systems.":[98]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-02-20T00:00:00"}