{"id":"https://openalex.org/W4310007319","doi":"https://doi.org/10.1109/ictc55196.2022.9952654","title":"Modeling of nano-scale PLL using Verilog HDL","display_name":"Modeling of nano-scale PLL using Verilog HDL","publication_year":2022,"publication_date":"2022-10-19","ids":{"openalex":"https://openalex.org/W4310007319","doi":"https://doi.org/10.1109/ictc55196.2022.9952654"},"language":"en","primary_location":{"id":"doi:10.1109/ictc55196.2022.9952654","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ictc55196.2022.9952654","pdf_url":null,"source":{"id":"https://openalex.org/S4363607740","display_name":"2022 13th International Conference on Information and Communication Technology Convergence (ICTC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 13th International Conference on Information and Communication Technology Convergence (ICTC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026171190","display_name":"Hye-Hyun Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hye-Hyun Lee","raw_affiliation_strings":["Sungkyunkwan University,Department of Electrical and Computer Engineering,Suwon,South Korea","Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sungkyunkwan University,Department of Electrical and Computer Engineering,Suwon,South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014018854","display_name":"Yeon-Seob Song","orcid":"https://orcid.org/0009-0004-5284-0279"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yeon-Seob Song","raw_affiliation_strings":["Sungkyunkwan University,Department of Electrical and Computer Engineering,Suwon,South Korea","Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sungkyunkwan University,Department of Electrical and Computer Engineering,Suwon,South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080690290","display_name":"Kang\u2010Yoon Lee","orcid":"https://orcid.org/0000-0001-9777-6953"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kang-Yoon Lee","raw_affiliation_strings":["Sungkyunkwan University,Department of Electrical and Computer Engineering,Suwon,South Korea","Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sungkyunkwan University,Department of Electrical and Computer Engineering,Suwon,South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3189,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43250743,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"2101","last_page":"2104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8904336094856262},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.7132428288459778},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6908693909645081},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.6659976243972778},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.6466005444526672},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5931649208068848},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.5902981758117676},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.46429452300071716},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4619444012641907},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44656211137771606},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.43173742294311523},{"id":"https://openalex.org/keywords/modeling-and-simulation","display_name":"Modeling and simulation","score":0.4206700325012207},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4122840166091919},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3025546669960022},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24039751291275024},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23977813124656677},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23683086037635803},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23526141047477722},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.18547269701957703},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.1455487608909607}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8904336094856262},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.7132428288459778},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6908693909645081},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.6659976243972778},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.6466005444526672},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5931649208068848},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.5902981758117676},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.46429452300071716},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4619444012641907},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44656211137771606},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.43173742294311523},{"id":"https://openalex.org/C167343916","wikidata":"https://www.wikidata.org/wiki/Q6888384","display_name":"Modeling and simulation","level":2,"score":0.4206700325012207},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4122840166091919},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3025546669960022},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24039751291275024},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23977813124656677},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23683086037635803},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23526141047477722},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.18547269701957703},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.1455487608909607},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ictc55196.2022.9952654","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ictc55196.2022.9952654","pdf_url":null,"source":{"id":"https://openalex.org/S4363607740","display_name":"2022 13th International Conference on Information and Communication Technology Convergence (ICTC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 13th International Conference on Information and Communication Technology Convergence (ICTC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320324891","display_name":"Iran Telecommunication Research Center","ror":"https://ror.org/01a3g2z22"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1985787631","https://openalex.org/W2033591438","https://openalex.org/W2951333273","https://openalex.org/W3142075743","https://openalex.org/W6764711374"],"related_works":["https://openalex.org/W4385624389","https://openalex.org/W2369807905","https://openalex.org/W1504159650","https://openalex.org/W4381745543","https://openalex.org/W2087564251","https://openalex.org/W2752021769","https://openalex.org/W2115565809","https://openalex.org/W2558244976","https://openalex.org/W2128445318","https://openalex.org/W2339860780"],"abstract_inverted_index":{"The":[0,65,113],"design":[1],"of":[2,23,31,58,62,68,72,118,149],"integrated":[3],"circuits":[4],"with":[5,108],"nano-processes":[6],"has":[7],"established":[8],"itself":[9],"as":[10],"an":[11],"important":[12],"center":[13],"in":[14,50,124,137],"the":[15,21,91,119,130,142,150],"modern":[16],"semiconductor":[17],"industry.":[18],"To":[19],"utilize":[20],"advantages":[22],"low":[24],"power":[25],"and":[26,60,86,90,101,116,145],"high":[27,135],"speed,":[28],"a":[29,43,73,75,77,79,82,87],"lot":[30],"effort":[32],"is":[33,47],"being":[34],"made":[35],"to":[36],"manufacture":[37],"chips":[38],"through":[39],"nano":[40],"processes.":[41],"Currently,":[42],"PLL(Phase":[44],"Locked":[45],"Loop)":[46],"mainly":[48],"applied":[49],"various":[51],"engineering":[52],"fields":[53],"that":[54],"require":[55],"phase":[56],"fixation":[57],"signals":[59],"synthesis":[61,144],"frequency":[63,143],"sources.":[64],"PLL":[66,114],"model":[67,132],"this":[69],"research":[70],"consists":[71],"Pre-Divider,":[74],"Main-Divider,":[76],"Scaler,":[78],"Voltage-Controlled":[80],"Oscillator(VCO),":[81],"Phase":[83],"Frequency":[84],"Detector,":[85],"Charge":[88],"Pump,":[89],"three":[92],"operation":[93],"characteristics,":[94],"Start":[95],"Up":[96],"operation,":[97,100,104],"Bypass":[98],"Mode":[99],"Glitch-Free":[102],"Scaler":[103],"were":[105,122],"fully":[106],"implemented":[107],"Verilog":[109,127],"HDL(Hardware":[110],"Description":[111],"Language).":[112],"modeling":[115],"simulation":[117],"proposed":[120,131],"nanoscale":[121],"performed":[123],"Cadence's":[125],"NC":[126],"environment.":[128],"Furthermore,":[129],"shows":[133],"very":[134],"accuracy":[136],"all":[138],"validation":[139],"cases,":[140],"reflecting":[141],"accurate":[146],"locking":[147],"sequences":[148],"PLL.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}