{"id":"https://openalex.org/W4407198412","doi":"https://doi.org/10.1109/icta64028.2024.10860696","title":"An FPGA-based QDI Asynchronous Circuits Design Methodology","display_name":"An FPGA-based QDI Asynchronous Circuits Design Methodology","publication_year":2024,"publication_date":"2024-10-25","ids":{"openalex":"https://openalex.org/W4407198412","doi":"https://doi.org/10.1109/icta64028.2024.10860696"},"language":"en","primary_location":{"id":"doi:10.1109/icta64028.2024.10860696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta64028.2024.10860696","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102769388","display_name":"Gang Lin","orcid":"https://orcid.org/0000-0002-2820-2646"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Guangyao Lin","raw_affiliation_strings":["Sun Yat-sen University,School of Microelectronics Science and Technology"],"affiliations":[{"raw_affiliation_string":"Sun Yat-sen University,School of Microelectronics Science and Technology","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032144027","display_name":"Jinghai Wang","orcid":"https://orcid.org/0009-0006-5263-8120"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinghai Wang","raw_affiliation_strings":["Sun Yat-sen University,School of Microelectronics Science and Technology"],"affiliations":[{"raw_affiliation_string":"Sun Yat-sen University,School of Microelectronics Science and Technology","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115599771","display_name":"Zeyang Xu","orcid":"https://orcid.org/0009-0000-1535-3747"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zeyang Xu","raw_affiliation_strings":["Sun Yat-sen University,School of Microelectronics Science and Technology"],"affiliations":[{"raw_affiliation_string":"Sun Yat-sen University,School of Microelectronics Science and Technology","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102983021","display_name":"Zhiyi Yu","orcid":"https://orcid.org/0000-0003-4048-2991"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["Sun Yat-sen University,School of Microelectronics Science and Technology"],"affiliations":[{"raw_affiliation_string":"Sun Yat-sen University,School of Microelectronics Science and Technology","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079537451","display_name":"Shanlin Xiao","orcid":"https://orcid.org/0000-0002-1250-8704"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shanlin Xiao","raw_affiliation_strings":["Sun Yat-sen University,School of Microelectronics Science and Technology"],"affiliations":[{"raw_affiliation_string":"Sun Yat-sen University,School of Microelectronics Science and Technology","institution_ids":["https://openalex.org/I157773358"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102769388"],"corresponding_institution_ids":["https://openalex.org/I157773358"],"apc_list":null,"apc_paid":null,"fwci":0.222,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57368445,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"40","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7878999710083008},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7395157814025879},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7037964463233948},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5433562397956848},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5320785045623779},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4463405907154083},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4337366819381714},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41865861415863037},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.23324552178382874},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16673076152801514},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1536591351032257},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1193225085735321}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7878999710083008},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7395157814025879},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7037964463233948},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5433562397956848},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5320785045623779},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4463405907154083},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4337366819381714},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41865861415863037},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23324552178382874},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16673076152801514},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1536591351032257},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1193225085735321},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icta64028.2024.10860696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta64028.2024.10860696","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2088643059","https://openalex.org/W2129791908","https://openalex.org/W2978536212","https://openalex.org/W3140261852"],"related_works":["https://openalex.org/W2116677773","https://openalex.org/W2155261584","https://openalex.org/W2111241003","https://openalex.org/W2584231425","https://openalex.org/W2150611273","https://openalex.org/W4207086172","https://openalex.org/W2019936863","https://openalex.org/W3171454959","https://openalex.org/W2070402835","https://openalex.org/W2192917744"],"abstract_inverted_index":{"Quasi":[0],"delay":[1],"insensitive":[2],"(QDI)":[3],"circuits,":[4,10],"as":[5,15,35],"a":[6,59,73],"type":[7],"of":[8,43],"asynchronous":[9],"have":[11,26],"unique":[12],"advantages":[13],"such":[14,34],"high":[16],"robustness,":[17],"low":[18],"power":[19,86],"consumption,":[20],"and":[21,71,90],"event":[22],"driven,":[23],"so":[24],"they":[25],"the":[27,41,78],"potential":[28],"to":[29,40,77,95],"be":[30],"applied":[31],"in":[32,53],"fields":[33],"Network-on-Chip":[36],"(NoC).":[37],"However,":[38],"due":[39],"lack":[42],"supporting":[44],"EDA":[45,69],"tools,":[46,70],"designing":[47],"QDI":[48,62,74,83],"circuits":[49],"is":[50],"difficult,":[51],"resulting":[52],"limited":[54],"application.":[55],"This":[56],"article":[57],"proposes":[58],"systematic":[60],"FPGA-based":[61],"circuit":[63],"design":[64],"methodology":[65],"based":[66],"on":[67],"existing":[68],"designs":[72],"router":[75,84,97],"according":[76],"proposed":[79],"methodology.":[80],"The":[81],"designed":[82],"reduces":[85],"consumption":[87],"by":[88,92],"52.1%":[89],"latency":[91],"19.7%":[93],"compared":[94],"synchronous":[96],"with":[98],"similar":[99],"structure.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-19T19:40:27.379048","created_date":"2025-10-10T00:00:00"}