{"id":"https://openalex.org/W4407215114","doi":"https://doi.org/10.1109/icta64028.2024.10860426","title":"A RISC-V Processor with Custom Instructions for Spiking Neural Network Acceleration","display_name":"A RISC-V Processor with Custom Instructions for Spiking Neural Network Acceleration","publication_year":2024,"publication_date":"2024-10-25","ids":{"openalex":"https://openalex.org/W4407215114","doi":"https://doi.org/10.1109/icta64028.2024.10860426"},"language":"en","primary_location":{"id":"doi:10.1109/icta64028.2024.10860426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta64028.2024.10860426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028150040","display_name":"Feihong Dong","orcid":"https://orcid.org/0000-0002-7404-6840"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Feihong Dong","raw_affiliation_strings":["Southern University of Science and Technology,College of Engineering,Shenzhen,China"],"affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology,College of Engineering,Shenzhen,China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104033882","display_name":"Lin-Jie Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210145761","display_name":"Shenzhen Institutes of Advanced Technology","ror":"https://ror.org/04gh4er46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210145761"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Linjie Jiang","raw_affiliation_strings":["Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China"],"affiliations":[{"raw_affiliation_string":"Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China","institution_ids":["https://openalex.org/I4210145761","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116177615","display_name":"Cunyang Luan","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210145761","display_name":"Shenzhen Institutes of Advanced Technology","ror":"https://ror.org/04gh4er46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210145761"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cunyang Luan","raw_affiliation_strings":["Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China"],"affiliations":[{"raw_affiliation_string":"Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China","institution_ids":["https://openalex.org/I4210145761","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112106536","display_name":"Rong Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145761","display_name":"Shenzhen Institutes of Advanced Technology","ror":"https://ror.org/04gh4er46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210145761"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruiyi Sun","raw_affiliation_strings":["Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China"],"affiliations":[{"raw_affiliation_string":"Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China","institution_ids":["https://openalex.org/I4210145761","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081527767","display_name":"Yongkui Yang","orcid":"https://orcid.org/0000-0003-1159-3115"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210145761","display_name":"Shenzhen Institutes of Advanced Technology","ror":"https://ror.org/04gh4er46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210145761"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongkui Yang","raw_affiliation_strings":["Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China"],"affiliations":[{"raw_affiliation_string":"Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China","institution_ids":["https://openalex.org/I4210145761","https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5028150040"],"corresponding_institution_ids":["https://openalex.org/I3045169105"],"apc_list":null,"apc_paid":null,"fwci":0.4614,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66014867,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"222","last_page":"223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7743411660194397},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.6837404370307922},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6092172265052795},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.5840504169464111},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.5041860342025757},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.46594110131263733},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4551342725753784},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4406225085258484},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4212288558483124},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3676885962486267},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3620455265045166},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33270472288131714},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2273753583431244},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20039674639701843}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7743411660194397},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.6837404370307922},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6092172265052795},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.5840504169464111},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.5041860342025757},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.46594110131263733},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4551342725753784},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4406225085258484},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4212288558483124},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3676885962486267},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3620455265045166},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33270472288131714},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2273753583431244},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20039674639701843},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icta64028.2024.10860426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta64028.2024.10860426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W2798690537","https://openalex.org/W3036866137","https://openalex.org/W3099544558","https://openalex.org/W4280536985","https://openalex.org/W4385187294","https://openalex.org/W4386113307","https://openalex.org/W4393591569","https://openalex.org/W4405643989"],"related_works":["https://openalex.org/W4383066258","https://openalex.org/W4320058182","https://openalex.org/W2538644970","https://openalex.org/W1557455719","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4310502103","https://openalex.org/W2057084000","https://openalex.org/W2132643331","https://openalex.org/W2377395201"],"abstract_inverted_index":{"Spiking":[0],"neural":[1,17],"networks":[2,18],"(SNNs)":[3],"have":[4],"seen":[5],"widespread":[6],"applications":[7],"thanks":[8],"to":[9,15,24,50,81],"their":[10],"higher":[11],"energy":[12],"efficiency":[13],"compared":[14,80],"artificial":[16],"(ANNs).":[19],"However,":[20],"hardware":[21],"accelerators":[22],"dedicated":[23],"SNNs":[25],"without":[26,84],"a":[27,32,41,60,65,75],"CPU":[28],"generally":[29],"suffer":[30],"from":[31],"lack":[33],"of":[34,77,96],"flexibility.":[35],"In":[36],"this":[37],"paper,":[38],"we":[39],"present":[40],"general-purpose":[42],"RISC-V":[43],"processor":[44,70],"with":[45,71],"extended":[46],"custom":[47,55],"instructions":[48,56],"designed":[49],"efficiently":[51],"accelerate":[52],"SNNs.":[53],"These":[54],"are":[57],"executed":[58],"on":[59,89],"tightly-coupled":[61],"coprocessor,":[62],"which":[63],"is":[64,99],"systolic":[66],"neuron":[67],"array.":[68],"This":[69],"the":[72,82,85,91,97],"coprocessor":[73,98],"achieves":[74],"speedup":[76],"$72":[78],"\\times$":[79],"version":[83],"coprocessor.":[86],"When":[87],"implemented":[88],"FPGA,":[90],"LUT":[92],"and":[93,102],"REG":[94],"overhead":[95],"about":[100],"30%":[101],"22%,":[103],"respectively.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}