{"id":"https://openalex.org/W4407214194","doi":"https://doi.org/10.1109/icta64028.2024.10860292","title":"Cache-Like Dual-Port SOT-MRAM with Read-while-Write Access Strategy","display_name":"Cache-Like Dual-Port SOT-MRAM with Read-while-Write Access Strategy","publication_year":2024,"publication_date":"2024-10-25","ids":{"openalex":"https://openalex.org/W4407214194","doi":"https://doi.org/10.1109/icta64028.2024.10860292"},"language":"en","primary_location":{"id":"doi:10.1109/icta64028.2024.10860292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta64028.2024.10860292","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031705695","display_name":"Keyang Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Keyang Zhang","raw_affiliation_strings":["Southeast University,National ASIC System Engineering Center,Nanjing,China,210096"],"affiliations":[{"raw_affiliation_string":"Southeast University,National ASIC System Engineering Center,Nanjing,China,210096","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100461575","display_name":"Bo Liu","orcid":"https://orcid.org/0000-0001-5209-9063"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Liu","raw_affiliation_strings":["Southeast University,National ASIC System Engineering Center,Nanjing,China,210096"],"affiliations":[{"raw_affiliation_string":"Southeast University,National ASIC System Engineering Center,Nanjing,China,210096","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079498326","display_name":"Hao Cai","orcid":"https://orcid.org/0000-0001-9794-8049"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Cai","raw_affiliation_strings":["Southeast University,National ASIC System Engineering Center,Nanjing,China,210096"],"affiliations":[{"raw_affiliation_string":"Southeast University,National ASIC System Engineering Center,Nanjing,China,210096","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031705695"],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":0.2225,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.574284,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"88","last_page":"89"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8213422298431396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7278451323509216},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.6213955283164978},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6100621819496155},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4940057396888733},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43632742762565613},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43551182746887207},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4287000298500061},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20462766289710999},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06669723987579346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06557026505470276}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8213422298431396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7278451323509216},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.6213955283164978},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6100621819496155},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4940057396888733},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43632742762565613},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43551182746887207},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4287000298500061},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20462766289710999},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06669723987579346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06557026505470276},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icta64028.2024.10860292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta64028.2024.10860292","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320322769","display_name":"Natural Science Foundation of Jiangsu Province","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W4246347327"],"related_works":["https://openalex.org/W4403122749","https://openalex.org/W2002108625","https://openalex.org/W2375427054","https://openalex.org/W4231914254","https://openalex.org/W2163958441","https://openalex.org/W2074510558","https://openalex.org/W2076707939","https://openalex.org/W1576547964","https://openalex.org/W1998340208","https://openalex.org/W4206753316"],"abstract_inverted_index":{"Spin-orbit":[0],"torque":[1],"magnetic":[2],"random-access":[3],"memory":[4],"(SOT-MRAM)":[5],"attracts":[6],"considerable":[7],"attention":[8],"for":[9,30],"its":[10],"cache-like":[11],"access":[12,123],"speed,":[13],"low":[14],"energy":[15,114],"consumption,":[16],"and":[17,20,71,100],"separated":[18],"read":[19,52,102],"write":[21,42,66,99,106],"paths.":[22],"The":[23],"paper":[24],"proposes":[25],"a":[26,31,85],"read-while-write":[27],"(RWW)":[28],"scheme":[29,110],"dual-port":[32],"SOT-MRAM":[33],"to":[34,49],"enable":[35,50],"simultaneous":[36],"read-write":[37],"operations.":[38],"We":[39],"utilize":[40],"the":[41,46,57,63,93,108],"voltage":[43],"division":[44],"on":[45,68,78],"track":[47],"layer":[48],"71-fJ":[51],"operation":[53],"while":[54],"writing":[55],"in":[56,92,116],"identical":[58],"bit-cell.":[59],"This":[60],"approach":[61],"minimizes":[62],"impact":[64],"of":[65,88,96],"delays":[67],"system":[69],"performance":[70],"significantly":[72],"enhances":[73],"throughput.":[74],"Simulation":[75],"results":[76],"conducted":[77],"an":[79],"industrial":[80],"40-nm":[81],"CMOS":[82],"process,":[83],"demonstrate":[84],"throughput":[86],"improvement":[87],"over":[89],"$60":[90],"\\%$":[91,113],"operational":[94],"mode":[95],"alternate":[97],"5-ns":[98],"3-ns":[101],"functionality.":[103],"Assisting":[104],"with":[105],"verification,":[107],"RWW":[109],"achieves":[111],"$39":[112],"saving":[115],"repeated":[117],"writing,":[118],"as":[119,121],"well":[120],"98.9%":[122],"yield.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}