{"id":"https://openalex.org/W4390337130","doi":"https://doi.org/10.1109/icta60488.2023.10364280","title":"Towards Energy-Efficient Asynchronous Circuit Design with Flip-Flop-to-Latch Replacement","display_name":"Towards Energy-Efficient Asynchronous Circuit Design with Flip-Flop-to-Latch Replacement","publication_year":2023,"publication_date":"2023-10-27","ids":{"openalex":"https://openalex.org/W4390337130","doi":"https://doi.org/10.1109/icta60488.2023.10364280"},"language":"en","primary_location":{"id":"doi:10.1109/icta60488.2023.10364280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta60488.2023.10364280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115599771","display_name":"Zeyang Xu","orcid":"https://orcid.org/0009-0000-1535-3747"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zeyang Xu","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079537451","display_name":"Shanlin Xiao","orcid":"https://orcid.org/0000-0002-1250-8704"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shanlin Xiao","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University","Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University","institution_ids":["https://openalex.org/I157773358"]},{"raw_affiliation_string":"Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010781243","display_name":"Lingfeng Zhou","orcid":"https://orcid.org/0009-0006-0301-0855"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingfeng Zhou","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113404637","display_name":"Bohan Wang","orcid":"https://orcid.org/0000-0002-5862-3548"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bohan Wang","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017560036","display_name":"Zhiyi Yu","orcid":"https://orcid.org/0000-0002-8802-0457"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University","Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University","institution_ids":["https://openalex.org/I157773358"]},{"raw_affiliation_string":"Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5115599771"],"corresponding_institution_ids":["https://openalex.org/I157773358"],"apc_list":null,"apc_paid":null,"fwci":0.2678,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56287565,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"35","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.8616089820861816},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8609522581100464},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.773674726486206},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6211217641830444},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6080482602119446},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5881500840187073},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.5789794325828552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5733168125152588},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5204384922981262},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5085011720657349},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.49181798100471497},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.49048420786857605},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4329793453216553},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41327735781669617},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.36841434240341187},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35261988639831543},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3325961232185364},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.30627208948135376},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29177147150039673},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.2755761742591858},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.22016605734825134},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.21172559261322021},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1552131175994873},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14564740657806396},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.13837122917175293},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10825309157371521}],"concepts":[{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.8616089820861816},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8609522581100464},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.773674726486206},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6211217641830444},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6080482602119446},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5881500840187073},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.5789794325828552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5733168125152588},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5204384922981262},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5085011720657349},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.49181798100471497},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.49048420786857605},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4329793453216553},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41327735781669617},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36841434240341187},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35261988639831543},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3325961232185364},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.30627208948135376},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29177147150039673},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2755761742591858},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.22016605734825134},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21172559261322021},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1552131175994873},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14564740657806396},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.13837122917175293},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10825309157371521},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icta60488.2023.10364280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta60488.2023.10364280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2790971752","display_name":null,"funder_award_id":"2021B1101270005,2021B0101410004","funder_id":"https://openalex.org/F4320336405","funder_display_name":"Special Project for Research and Development in Key areas of Guangdong Province"},{"id":"https://openalex.org/G8357081843","display_name":null,"funder_award_id":"2022A1515011708","funder_id":"https://openalex.org/F4320337111","funder_display_name":"Basic and Applied Basic Research Foundation of Guangdong Province"}],"funders":[{"id":"https://openalex.org/F4320336405","display_name":"Special Project for Research and Development in Key areas of Guangdong Province","ror":null},{"id":"https://openalex.org/F4320337111","display_name":"Basic and Applied Basic Research Foundation of Guangdong Province","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2770020066","https://openalex.org/W3103997615","https://openalex.org/W3113059441","https://openalex.org/W3185068381"],"related_works":["https://openalex.org/W364924225","https://openalex.org/W60393894","https://openalex.org/W2095703739","https://openalex.org/W1993985975","https://openalex.org/W2093992207","https://openalex.org/W2325117947","https://openalex.org/W628161287","https://openalex.org/W158833317","https://openalex.org/W794031490","https://openalex.org/W2349909378"],"abstract_inverted_index":{"With":[0],"data":[1],"flow":[2],"controlled":[3],"by":[4],"handshake":[5,24],"templates,":[6],"asynchronous":[7,48,59],"circuits":[8],"have":[9],"the":[10,20,23,36,72,78,81,100],"potential":[11],"for":[12,45],"low":[13],"power":[14,37,96],"consumption":[15,97],"and":[16,50,64,71,91],"high":[17],"performance.":[18],"However,":[19],"control":[21],"of":[22,80],"signal":[25],"introduces":[26],"additional":[27],"hardware":[28],"overhead.":[29],"We":[30],"utilize":[31],"latch":[32],"to":[33,76],"further":[34],"reduce":[35],"consumption,":[38],"then":[39],"propose":[40],"an":[41],"efficient":[42],"design":[43],"methodology":[44],"a":[46,87,92],"latch-based":[47],"pipeline":[49],"timing":[51],"constraints":[52],"method":[53],"with":[54,67,99],"conventional":[55],"EDA":[56],"tools.":[57],"An":[58],"RISC-V":[60,74],"processor":[61],"was":[62],"designed":[63],"thoroughly":[65],"compared":[66,98],"its":[68],"synchronous":[69,101],"counterpart":[70],"popular":[73],"cores":[75],"validate":[77],"effectiveness":[79],"proposed":[82],"methodology.":[83],"Experimental":[84],"results":[85],"demonstrate":[86],"3.5%":[88],"area":[89],"optimization":[90],"14.9%":[93],"reduction":[94],"in":[95],"counterpart.":[102]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}