{"id":"https://openalex.org/W4310614687","doi":"https://doi.org/10.1109/icta56932.2022.9963117","title":"A Multiplying Delay-Locked Loop design with low jitter and high linearity","display_name":"A Multiplying Delay-Locked Loop design with low jitter and high linearity","publication_year":2022,"publication_date":"2022-10-28","ids":{"openalex":"https://openalex.org/W4310614687","doi":"https://doi.org/10.1109/icta56932.2022.9963117"},"language":"en","primary_location":{"id":"doi:10.1109/icta56932.2022.9963117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta56932.2022.9963117","pdf_url":null,"source":{"id":"https://openalex.org/S4363608577","display_name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081006428","display_name":"Jiahao Hu","orcid":"https://orcid.org/0000-0001-5835-1012"},"institutions":[{"id":"https://openalex.org/I4210147760","display_name":"Wuhu Institute of Technology","ror":"https://ror.org/055hnk386","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210147760"]},{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jiahao Hu","raw_affiliation_strings":["College of Microelectronics, Xidian University","Xidian-wuhu Research Institute"],"affiliations":[{"raw_affiliation_string":"College of Microelectronics, Xidian University","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian-wuhu Research Institute","institution_ids":["https://openalex.org/I4210147760"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110602352","display_name":"Zhong\u2010Xian Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210147760","display_name":"Wuhu Institute of Technology","ror":"https://ror.org/055hnk386","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210147760"]},{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongxian Huang","raw_affiliation_strings":["College of Microelectronics, Xidian University","Xidian-wuhu Research Institute"],"affiliations":[{"raw_affiliation_string":"College of Microelectronics, Xidian University","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian-wuhu Research Institute","institution_ids":["https://openalex.org/I4210147760"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024199299","display_name":"Baoxing Duan","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Baoxing Duan","raw_affiliation_strings":["College of Microelectronics, Xidian University"],"affiliations":[{"raw_affiliation_string":"College of Microelectronics, Xidian University","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100404176","display_name":"Qing Li","orcid":"https://orcid.org/0000-0003-3370-471X"},"institutions":[{"id":"https://openalex.org/I4210147760","display_name":"Wuhu Institute of Technology","ror":"https://ror.org/055hnk386","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210147760"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qing Li","raw_affiliation_strings":["Xidian-wuhu Research Institute"],"affiliations":[{"raw_affiliation_string":"Xidian-wuhu Research Institute","institution_ids":["https://openalex.org/I4210147760"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101025708","display_name":"Ziqi Song","orcid":"https://orcid.org/0009-0005-0837-7771"},"institutions":[{"id":"https://openalex.org/I4210147760","display_name":"Wuhu Institute of Technology","ror":"https://ror.org/055hnk386","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210147760"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziqi Song","raw_affiliation_strings":["Xidian-wuhu Research Institute"],"affiliations":[{"raw_affiliation_string":"Xidian-wuhu Research Institute","institution_ids":["https://openalex.org/I4210147760"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110893787","display_name":"Dian He","orcid":null},"institutions":[{"id":"https://openalex.org/I4210147760","display_name":"Wuhu Institute of Technology","ror":"https://ror.org/055hnk386","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210147760"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dian He","raw_affiliation_strings":["Xidian-wuhu Research Institute"],"affiliations":[{"raw_affiliation_string":"Xidian-wuhu Research Institute","institution_ids":["https://openalex.org/I4210147760"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5081006428"],"corresponding_institution_ids":["https://openalex.org/I149594827","https://openalex.org/I4210147760"],"apc_list":null,"apc_paid":null,"fwci":0.3222,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44270509,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9420536756515503},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.7077494263648987},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6207491159439087},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5507267713546753},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5213740468025208},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.49324578046798706},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4750407040119171},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47413134574890137},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4663136899471283},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44645678997039795},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4221714735031128},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21525052189826965},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1519710123538971},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1359356939792633},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13240021467208862}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9420536756515503},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.7077494263648987},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6207491159439087},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5507267713546753},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5213740468025208},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.49324578046798706},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4750407040119171},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47413134574890137},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4663136899471283},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44645678997039795},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4221714735031128},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21525052189826965},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1519710123538971},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1359356939792633},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13240021467208862},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icta56932.2022.9963117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta56932.2022.9963117","pdf_url":null,"source":{"id":"https://openalex.org/S4363608577","display_name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2072753410","https://openalex.org/W2291605840","https://openalex.org/W2589504536","https://openalex.org/W3048325215"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2474043983","https://openalex.org/W2008250178","https://openalex.org/W2078513307","https://openalex.org/W2566880546","https://openalex.org/W2544336511","https://openalex.org/W2144737022","https://openalex.org/W1978186604","https://openalex.org/W2124954209"],"abstract_inverted_index":{"In":[0,24],"this":[1],"paper,":[2],"a":[3],"Multiplying":[4],"Delay-Locked":[5],"Loop":[6],"(MDLL)":[7],"for":[8],"high-precision":[9],"Time":[10],"to":[11,26,38,56],"Digital":[12],"Converter(TDC)":[13],"is":[14,36,54,79,99,103],"proposed,":[15],"which":[16],"has":[17],"low":[18],"jitter":[19,102],"and":[20,45,71],"high":[21],"delay":[22,51],"linearity.":[23],"order":[25],"reduce":[27],"the":[28,58,91],"phase":[29],"noise,":[30],"an":[31,66,72],"internally":[32],"compensated":[33],"charge":[34],"pump(CP)":[35],"used":[37,55],"achieve":[39],"better":[40],"current":[41],"matching":[42],"between":[43],"charging":[44],"discharging.":[46],"The":[47,86],"improved":[48],"reverse":[49],"differential":[50],"cell":[52],"structure":[53],"improve":[57],"resolution":[59],"of":[60,69,74],"multi-phase":[61],"clock.":[62],"An":[63],"MDLL":[64],"with":[65],"output":[67],"frequency":[68],"80-240MHz":[70],"area":[73],"0.08mm":[75],"<sup":[76],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[77],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[78],"realized":[80],"by":[81],"using":[82],"0.18um":[83],"CMOS":[84],"process.":[85],"test":[87],"results":[88],"show":[89],"that":[90],"total":[92],"power":[93,97],"consumption":[94],"under":[95],"1.8V":[96],"supply":[98],"11.52mW@240MHz,":[100],"RMS":[101],"10ps@240MHz.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}