{"id":"https://openalex.org/W4310720392","doi":"https://doi.org/10.1109/icta56932.2022.9962966","title":"A Wideband High-linearity Input Buffer Based on Cascade Complementary Source Follower","display_name":"A Wideband High-linearity Input Buffer Based on Cascade Complementary Source Follower","publication_year":2022,"publication_date":"2022-10-28","ids":{"openalex":"https://openalex.org/W4310720392","doi":"https://doi.org/10.1109/icta56932.2022.9962966"},"language":"en","primary_location":{"id":"doi:10.1109/icta56932.2022.9962966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta56932.2022.9962966","pdf_url":null,"source":{"id":"https://openalex.org/S4363608577","display_name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073530854","display_name":"Feng Tian","orcid":"https://orcid.org/0000-0001-7140-4844"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Tian Feng","raw_affiliation_strings":["School of Microelectronics, Xidian University,Xi'an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021772164","display_name":"Dengquan Li","orcid":"https://orcid.org/0000-0002-9913-4644"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dengquan Li","raw_affiliation_strings":["School of Microelectronics, Xidian University,Xi'an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065553255","display_name":"Jiale Ding","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiale Ding","raw_affiliation_strings":["School of Microelectronics, Xidian University,Xi'an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["School of Microelectronics, Xidian University,Xi'an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009129294","display_name":"Yi Shen","orcid":"https://orcid.org/0000-0002-3198-1927"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Shen","raw_affiliation_strings":["School of Microelectronics, Xidian University,Xi'an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["School of Microelectronics, Xidian University,Xi'an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5073530854"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":2.2442,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.89619795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.7807399034500122},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7389929294586182},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.7199852466583252},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.6541097164154053},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.6244849562644958},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5997759103775024},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5471712946891785},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5180342793464661},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5171319842338562},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.4349581301212311},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22105956077575684},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21491223573684692},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1844218373298645},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17329227924346924},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12565448880195618}],"concepts":[{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.7807399034500122},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7389929294586182},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.7199852466583252},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.6541097164154053},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.6244849562644958},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5997759103775024},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5471712946891785},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5180342793464661},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5171319842338562},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.4349581301212311},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22105956077575684},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21491223573684692},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1844218373298645},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17329227924346924},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12565448880195618},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icta56932.2022.9962966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta56932.2022.9962966","pdf_url":null,"source":{"id":"https://openalex.org/S4363608577","display_name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[{"id":"https://openalex.org/G932032617","display_name":null,"funder_award_id":"62021004,62090040,61961160703,62174047","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2800737594","https://openalex.org/W2904872681","https://openalex.org/W3127921087","https://openalex.org/W3215411465","https://openalex.org/W4200569567","https://openalex.org/W4239486830","https://openalex.org/W4285133984","https://openalex.org/W6789927626","https://openalex.org/W6804104871"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W1811213809","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411"],"abstract_inverted_index":{"The":[0],"input":[1,13,31,73],"buffer":[2,32,74],"is":[3,34,44],"widely":[4],"used":[5],"in":[6,59],"the":[7,16,65,71],"analog-to-digital":[8],"converter":[9],"(ADC)":[10],"to":[11],"isolate":[12],"signal":[14],"from":[15],"internal":[17],"sample-and-hold":[18],"network":[19],"and":[20,29,52,87],"package.":[21],"In":[22],"this":[23],"work,":[24],"we":[25],"propose":[26],"a":[27,76],"wide-band":[28],"high-linearity":[30],"which":[33],"based":[35],"on":[36],"cascade":[37],"complementary":[38],"source":[39,49],"follower":[40,50],"(CCSF)":[41],"structure.":[42],"It":[43],"consisted":[45],"of":[46,79],"two-stage":[47],"PMOS":[48],"(SF)":[51],"NMOS":[53],"SF":[54],"with":[55],"improved":[56],"linearity.":[57],"Designed":[58],"65-nm":[60],"CMOS":[61],"under":[62],"2.5-V":[63],"supply,":[64],"post-layout":[66],"simulation":[67],"result":[68],"shows":[69],"that":[70],"differential":[72],"achieves":[75],"Nyquist":[77],"SFDR":[78],"78.3":[80],"dB":[81],"at":[82],"4":[83],"GS/s":[84],"sampling":[85],"rate":[86],"consumes":[88],"21.14":[89],"mW.":[90]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}