{"id":"https://openalex.org/W4206258168","doi":"https://doi.org/10.1109/icta53157.2021.9661707","title":"Anomalous NMOSFET hot carrier degradation on DRAM","display_name":"Anomalous NMOSFET hot carrier degradation on DRAM","publication_year":2021,"publication_date":"2021-11-24","ids":{"openalex":"https://openalex.org/W4206258168","doi":"https://doi.org/10.1109/icta53157.2021.9661707"},"language":"en","primary_location":{"id":"doi:10.1109/icta53157.2021.9661707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta53157.2021.9661707","pdf_url":null,"source":{"id":"https://openalex.org/S4363608320","display_name":"2021 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035088011","display_name":"Faxian Shan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Faxian Shan","raw_affiliation_strings":["ChangXin Memory Technologies, Inc., Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ChangXin Memory Technologies, Inc., Hefei, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080579365","display_name":"Yang Xiong","orcid":"https://orcid.org/0000-0003-3002-0646"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yang Xiong","raw_affiliation_strings":["ChangXin Memory Technologies, Inc., Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ChangXin Memory Technologies, Inc., Hefei, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062780459","display_name":"Changching Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Changching Chen","raw_affiliation_strings":["ChangXin Memory Technologies, Inc., Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ChangXin Memory Technologies, Inc., Hefei, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100406212","display_name":"Haibo Chen","orcid":"https://orcid.org/0000-0002-5536-7390"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Haibo Chen","raw_affiliation_strings":["ChangXin Memory Technologies, Inc., Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ChangXin Memory Technologies, Inc., Hefei, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036401475","display_name":"James Cho","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"James Cho","raw_affiliation_strings":["ChangXin Memory Technologies, Inc., Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ChangXin Memory Technologies, Inc., Hefei, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080005081","display_name":"Xiong Li","orcid":"https://orcid.org/0000-0002-1471-5731"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xiong Li","raw_affiliation_strings":["ChangXin Memory Technologies, Inc., Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ChangXin Memory Technologies, Inc., Hefei, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062473374","display_name":"Wen-Yong Jiang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wenyong Jiang","raw_affiliation_strings":["ChangXin Memory Technologies, Inc., Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ChangXin Memory Technologies, Inc., Hefei, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112298939","display_name":"Jinghao Huang","orcid":"https://orcid.org/0009-0001-4146-0113"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jengwei Huang","raw_affiliation_strings":["ChangXin Memory Technologies, Inc., Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ChangXin Memory Technologies, Inc., Hefei, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4335,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51272573,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"56","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9513809680938721},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8374481797218323},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.6959134936332703},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.628715991973877},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5980428457260132},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5950148701667786},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.5849782228469849},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5498072504997253},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4900394678115845},{"id":"https://openalex.org/keywords/saturation","display_name":"Saturation (graph theory)","score":0.4621165096759796},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45666933059692383},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.443400114774704},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37416142225265503},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3198447823524475},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.21277466416358948},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15166622400283813},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09832149744033813},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07749462127685547}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9513809680938721},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8374481797218323},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.6959134936332703},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.628715991973877},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5980428457260132},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5950148701667786},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5849782228469849},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5498072504997253},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4900394678115845},{"id":"https://openalex.org/C9930424","wikidata":"https://www.wikidata.org/wiki/Q7426587","display_name":"Saturation (graph theory)","level":2,"score":0.4621165096759796},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45666933059692383},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.443400114774704},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37416142225265503},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3198447823524475},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.21277466416358948},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15166622400283813},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09832149744033813},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07749462127685547},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icta53157.2021.9661707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta53157.2021.9661707","pdf_url":null,"source":{"id":"https://openalex.org/S4363608320","display_name":"2021 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/6","display_name":"Clean water and sanitation","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1509236556","https://openalex.org/W1578046200","https://openalex.org/W1986681348","https://openalex.org/W1989890824","https://openalex.org/W2975415013","https://openalex.org/W3038321161","https://openalex.org/W3162295081"],"related_works":["https://openalex.org/W1793154485","https://openalex.org/W2918058197","https://openalex.org/W3006681749","https://openalex.org/W2809889545","https://openalex.org/W1948588291","https://openalex.org/W3165307257","https://openalex.org/W2159448561","https://openalex.org/W3023368799","https://openalex.org/W3129152221","https://openalex.org/W2515312339"],"abstract_inverted_index":{"Anomalous":[0],"NMOS":[1],"HCI":[2,34],"degradation":[3,61,90],"has":[4],"been":[5],"reported":[6],"on":[7,21,46],"logic":[8],"IC":[9],"and":[10,31,54,58,65,75],"NAND.":[11],"This":[12,81],"paper":[13],"presents":[14],"for":[15],"the":[16,26,50,88],"first":[17],"time":[18],"its":[19],"occurrence":[20],"DRAM.":[22],"It":[23],"also":[24],"shows":[25],"trade-off":[27],"between":[28],"DRAM":[29],"retention":[30],"peripheral":[32],"circuit":[33],"related":[35],"reliability.":[36],"The":[37],"underlying":[38],"mechanism":[39],"is":[40],"fully":[41],"verified":[42],"through":[43],"systemic":[44],"investigation":[45],"electrical":[47],"characteristics":[48],"including":[49],"subthreshold":[51],"leakage":[52],"increasing":[53],"recovery,":[55],"DIBL":[56],"worsening,":[57],"different":[59],"IDS":[60],"behavior":[62],"in":[63],"linear":[64],"saturation":[66],"regions.":[67],"These":[68],"interesting":[69],"behaviors":[70],"are":[71],"strongly":[72],"process":[73],"dependent":[74],"associated":[76],"with":[77],"interface":[78],"state":[79],"generation.":[80],"work":[82],"provides":[83],"some":[84],"ideas":[85],"to":[86],"minimize":[87],"anomalous":[89],"risk.":[91]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}