{"id":"https://openalex.org/W3127255082","doi":"https://doi.org/10.1109/icta50426.2020.9332118","title":"A circuit-algorithm codesign method to reduce the accuracy drop of RRAM based computing-in-memory chip","display_name":"A circuit-algorithm codesign method to reduce the accuracy drop of RRAM based computing-in-memory chip","publication_year":2020,"publication_date":"2020-11-23","ids":{"openalex":"https://openalex.org/W3127255082","doi":"https://doi.org/10.1109/icta50426.2020.9332118","mag":"3127255082"},"language":"en","primary_location":{"id":"doi:10.1109/icta50426.2020.9332118","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta50426.2020.9332118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100669249","display_name":"Wenqiang Zhang","orcid":"https://orcid.org/0000-0001-8615-0162"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenqiang Zhang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008633924","display_name":"Bin Gao","orcid":"https://orcid.org/0000-0002-2417-983X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bin Gao","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082717970","display_name":"Peng Yao","orcid":"https://orcid.org/0000-0003-0172-4310"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Yao","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006887059","display_name":"Jianshi Tang","orcid":"https://orcid.org/0000-0001-8369-0067"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianshi Tang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033271638","display_name":"Huqiang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huqiang Wu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100746962","display_name":"He Qian","orcid":"https://orcid.org/0000-0003-3377-5366"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"He Qian","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4163,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.63210211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"108","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8091177940368652},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7628518342971802},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.4655390977859497},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4531340003013611},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.446461945772171},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4200781583786011},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38575175404548645},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35105663537979126},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34367531538009644},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3244559168815613},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11702245473861694},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.107453852891922},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09689214825630188}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8091177940368652},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7628518342971802},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.4655390977859497},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4531340003013611},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.446461945772171},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4200781583786011},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38575175404548645},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35105663537979126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34367531538009644},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3244559168815613},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11702245473861694},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.107453852891922},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09689214825630188},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icta50426.2020.9332118","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icta50426.2020.9332118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1542981317","https://openalex.org/W2919115771","https://openalex.org/W2944898315","https://openalex.org/W2960778947","https://openalex.org/W3003821665","https://openalex.org/W3044192339"],"related_works":["https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W4312727691","https://openalex.org/W2115579119","https://openalex.org/W2136854845","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W4232634182","https://openalex.org/W2130914040","https://openalex.org/W2065289416"],"abstract_inverted_index":{"Deep":[0],"neural":[1,125],"networks":[2],"have":[3],"exhibited":[4],"superior":[5],"performance":[6],"in":[7,76,120],"many":[8],"areas":[9],"such":[10],"as":[11],"image":[12],"classification":[13],"and":[14,47,56,91,99,118,141],"so":[15],"on.":[16],"Due":[17],"to":[18,40,71],"the":[19,22,51,61,73,77,86,93,97,104,121,130],"\u201cmemory":[20],"bottleneck":[21],"energy":[23],"efficiency":[24],"of":[25,53,80,88,96,116,124],"traditional":[26],"chips":[27],"is":[28],"limited.":[29],"The":[30],"RRAM":[31,54],"based":[32],"computing-in-memory":[33,81,89],"chip":[34,90],"offers":[35],"a":[36,67,109],"new":[37],"computing":[38,45],"paradigm":[39],"remove":[41],"data":[42],"transfer":[43],"between":[44],"units":[46],"memory":[48],"units.":[49],"However,":[50],"nonidealities":[52,115],"device":[55,98,117,140],"analog":[57],"circuits":[58,119],"will":[59],"reduce":[60,72,103],"on-chip":[62],"accuracy.":[63],"Here,":[64],"we":[65,84,107,128],"propose":[66],"novel":[68,110],"codesign":[69,111],"method":[70,112],"accuracy":[74,105,132,138],"drop":[75],"post-mapping":[78,131],"phase":[79,123],"system.":[82],"First,":[83],"introduce":[85],"architecture":[87],"develop":[92],"compact":[94],"model":[95],"peripheral":[100],"circuits.":[101],"To":[102],"drop,":[106],"present":[108],"by":[113],"add":[114],"training":[122],"network.":[126],"Finally,":[127],"found":[129],"could":[133],"recover":[134],"more":[135],"than":[136],"20%":[137],"after":[139],"circuit":[142],"aware":[143],"training.":[144]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}