{"id":"https://openalex.org/W2968251168","doi":"https://doi.org/10.1109/ict.2019.8798767","title":"Design and Implementation of Signal Processing Unit for Two-Way Relay Node in MIMO-SDM-PNC System","display_name":"Design and Implementation of Signal Processing Unit for Two-Way Relay Node in MIMO-SDM-PNC System","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2968251168","doi":"https://doi.org/10.1109/ict.2019.8798767","mag":"2968251168"},"language":"en","primary_location":{"id":"doi:10.1109/ict.2019.8798767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ict.2019.8798767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th International Conference on Telecommunications (ICT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045539812","display_name":"Minh-Thuong Nguyen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210155593","display_name":"Agricultural Genetics Institute","ror":"https://ror.org/05sswkg52","country_code":"VN","type":"facility","lineage":["https://openalex.org/I4210155593"]}],"countries":["VN"],"is_corresponding":false,"raw_author_name":"Minh-Thuong Nguyen","raw_affiliation_strings":["MITI, Hanoi, Vietnam"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MITI, Hanoi, Vietnam","institution_ids":["https://openalex.org/I4210155593"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011563329","display_name":"Vu-Duc Ngo","orcid":"https://orcid.org/0000-0002-5214-2620"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vu-Duc Ngo","raw_affiliation_strings":["HUST, Hanoi, Vietnam"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HUST, Hanoi, Vietnam","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034704196","display_name":"Xuan Nam Tran","orcid":"https://orcid.org/0000-0001-8530-9354"},"institutions":[{"id":"https://openalex.org/I131359167","display_name":"Le Quy Don Technical University","ror":"https://ror.org/04wgyjv21","country_code":"VN","type":"education","lineage":["https://openalex.org/I131359167"]}],"countries":["VN"],"is_corresponding":false,"raw_author_name":"Xuan-Nam Tran","raw_affiliation_strings":["Le Quy Don Technical University, Hanoi, Vietnam"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Le Quy Don Technical University, Hanoi, Vietnam","institution_ids":["https://openalex.org/I131359167"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101779204","display_name":"Minh-Tuan Le","orcid":"https://orcid.org/0000-0001-9408-8469"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Minh-Tuan Le","raw_affiliation_strings":["Mobifone Corporation, Hanoi, Vietnam"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mobifone Corporation, Hanoi, Vietnam","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12791","display_name":"Full-Duplex Wireless Communications","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11458","display_name":"Advanced Wireless Communication Technologies","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7510040402412415},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6807668805122375},{"id":"https://openalex.org/keywords/mimo","display_name":"MIMO","score":0.6628580093383789},{"id":"https://openalex.org/keywords/relay","display_name":"Relay","score":0.6619768142700195},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.512094259262085},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5106175541877747},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.48401114344596863},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4714081287384033},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.45385441184043884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38247185945510864},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1891307234764099},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17662498354911804},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.11586079001426697},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07380944490432739}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7510040402412415},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6807668805122375},{"id":"https://openalex.org/C207987634","wikidata":"https://www.wikidata.org/wiki/Q176862","display_name":"MIMO","level":3,"score":0.6628580093383789},{"id":"https://openalex.org/C2778156585","wikidata":"https://www.wikidata.org/wiki/Q174053","display_name":"Relay","level":3,"score":0.6619768142700195},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.512094259262085},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5106175541877747},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.48401114344596863},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4714081287384033},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45385441184043884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38247185945510864},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1891307234764099},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17662498354911804},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.11586079001426697},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07380944490432739},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ict.2019.8798767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ict.2019.8798767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th International Conference on Telecommunications (ICT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1949836348","https://openalex.org/W1979248073","https://openalex.org/W1985957650","https://openalex.org/W2019224508","https://openalex.org/W2054189168","https://openalex.org/W2070998390","https://openalex.org/W2102963365","https://openalex.org/W2105206403","https://openalex.org/W2118899075","https://openalex.org/W2118925953","https://openalex.org/W2130347036","https://openalex.org/W2133149827","https://openalex.org/W2134342780","https://openalex.org/W2135309105","https://openalex.org/W2142791416","https://openalex.org/W2149863032","https://openalex.org/W2161494464","https://openalex.org/W2168169614","https://openalex.org/W2248620404","https://openalex.org/W2510989995","https://openalex.org/W2533996487","https://openalex.org/W2535520739","https://openalex.org/W4312258136","https://openalex.org/W6640924813"],"related_works":["https://openalex.org/W2539674285","https://openalex.org/W1038122923","https://openalex.org/W1998322187","https://openalex.org/W2952514781","https://openalex.org/W3019210376","https://openalex.org/W2391145594","https://openalex.org/W2326572623","https://openalex.org/W1559320887","https://openalex.org/W2137838797","https://openalex.org/W2284606164"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"design":[3,113],"and":[4,48,65,81,96,122],"implementation":[5],"of":[6,119],"the":[7,12,58,62,66,99,111],"signal":[8],"processing":[9,43],"unit":[10],"for":[11,45,57,84,102],"relay":[13,18,59],"node":[14],"in":[15,75,93,117],"a":[16,70],"two-way":[17],"multiple-input":[19],"multiple-output":[20],"spatial":[21],"division":[22],"multiplexing":[23],"(MIMO-SDM)":[24],"system":[25],"using":[26],"physical-layer":[27],"network":[28],"coding":[29],"(PNC),":[30],"reffered":[31],"to":[32,77],"as":[33],"MIMO-SDM-PNC.":[34],"Based":[35],"on":[36,98],"Field-programmable":[37],"gate":[38],"array":[39],"(FPGA)":[40],"platform,":[41],"two":[42],"architectures":[44],"zero-forcing":[46],"(ZF)":[47],"minimum":[49],"mean":[50],"square":[51],"error":[52],"(MMSE)":[53],"detector":[54],"are":[55],"proposed":[56,88,112],"node.":[60],"Using":[61],"standard":[63],"pipe-lining":[64],"parallel":[67],"computing":[68],"methodologies,":[69],"novel":[71],"architecture":[72,89],"is":[73],"developed":[74],"order":[76],"achieve":[78],"low":[79,120],"latency":[80,121],"low-area":[82],"occupation":[83],"FPGA":[85,104],"implementation.":[86],"The":[87],"has":[90],"been":[91],"composed":[92],"Verilog":[94],"language":[95],"synthesized":[97],"ISE":[100],"tool":[101],"Xilinx":[103],"Virtex":[105],"7.":[106],"Experimental":[107],"results":[108],"demonstrate":[109],"that":[110],"offers":[114],"high":[115,123],"performance":[116],"terms":[118],"throughput.":[124]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}