{"id":"https://openalex.org/W4308427654","doi":"https://doi.org/10.1109/icstcc55426.2022.9931899","title":"Search Algorithm for Optimal Synthesis of Decoder for RAMs with Error-Correcting Codes","display_name":"Search Algorithm for Optimal Synthesis of Decoder for RAMs with Error-Correcting Codes","publication_year":2022,"publication_date":"2022-10-19","ids":{"openalex":"https://openalex.org/W4308427654","doi":"https://doi.org/10.1109/icstcc55426.2022.9931899"},"language":"en","primary_location":{"id":"doi:10.1109/icstcc55426.2022.9931899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icstcc55426.2022.9931899","pdf_url":null,"source":{"id":"https://openalex.org/S4363608485","display_name":"2022 26th International Conference on System Theory, Control and Computing (ICSTCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 26th International Conference on System Theory, Control and Computing (ICSTCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063576338","display_name":"Florin Leon","orcid":"https://orcid.org/0000-0002-1370-9145"},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Florin Leon","raw_affiliation_strings":["&#x201C;Gheorghe Asachi&#x201D; Technical University of Ia&#x015F;i,Department of Computer Science and Engineering,Ia&#x015F;i,Romania"],"affiliations":[{"raw_affiliation_string":"&#x201C;Gheorghe Asachi&#x201D; Technical University of Ia&#x015F;i,Department of Computer Science and Engineering,Ia&#x015F;i,Romania","institution_ids":["https://openalex.org/I4210108695"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014731461","display_name":"Petru Ca\u015fcaval","orcid":"https://orcid.org/0000-0001-5382-0940"},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Petru Cascaval","raw_affiliation_strings":["&#x201C;Gheorghe Asachi&#x201D; Technical University of Ia&#x015F;i,Department of Computer Science and Engineering,Ia&#x015F;i,Romania"],"affiliations":[{"raw_affiliation_string":"&#x201C;Gheorghe Asachi&#x201D; Technical University of Ia&#x015F;i,Department of Computer Science and Engineering,Ia&#x015F;i,Romania","institution_ids":["https://openalex.org/I4210108695"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063576338"],"corresponding_institution_ids":["https://openalex.org/I4210108695"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1646635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":null,"first_page":"625","last_page":"632"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.7350709438323975},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6825730800628662},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6418988704681396},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5963674783706665},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.5365571975708008},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5244218111038208},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5157364010810852},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.46319904923439026},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4044831097126007},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22120147943496704}],"concepts":[{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7350709438323975},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6825730800628662},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6418988704681396},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5963674783706665},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.5365571975708008},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5244218111038208},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5157364010810852},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.46319904923439026},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4044831097126007},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22120147943496704},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icstcc55426.2022.9931899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icstcc55426.2022.9931899","pdf_url":null,"source":{"id":"https://openalex.org/S4363608485","display_name":"2022 26th International Conference on System Theory, Control and Computing (ICSTCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 26th International Conference on System Theory, Control and Computing (ICSTCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W149299502","https://openalex.org/W1017660896","https://openalex.org/W1518236483","https://openalex.org/W1548975601","https://openalex.org/W1580083564","https://openalex.org/W1988613242","https://openalex.org/W2130750943","https://openalex.org/W2149586090","https://openalex.org/W2162548832","https://openalex.org/W2623293810","https://openalex.org/W4239889878","https://openalex.org/W4300433432"],"related_works":["https://openalex.org/W2308335786","https://openalex.org/W2787635923","https://openalex.org/W2086855029","https://openalex.org/W2580446878","https://openalex.org/W2060067973","https://openalex.org/W3208050235","https://openalex.org/W4205653939","https://openalex.org/W4205993785","https://openalex.org/W4310080436","https://openalex.org/W3110242369"],"abstract_inverted_index":{"This":[0,61],"paper":[1],"addresses":[2],"the":[3,9,26,42,45,55,65,68,79,90,97,121,141,154,159],"issue":[4],"of":[5,8,86,126,140,147],"optimal":[6],"design":[7],"decoder":[10,80],"in":[11,51,120,145,157],"fault-tolerant":[12],"RAMs":[13],"with":[14,153],"Single":[15],"Error":[16,20],"Correcting":[17],"and":[18],"Double":[19],"Detecting":[21],"facilities":[22],"(SECDED).":[23],"If":[24],"for":[25,41],"encoding":[27],"logic":[28,44,70,88],"it":[29],"is":[30,62,81,94,149],"recommended":[31],"to":[32,53,95,118,132],"generate":[33,133],"each":[34],"control":[35,136],"bit":[36],"independently":[37],"(a":[38],"classic":[39,155],"implementation),":[40],"decoding":[43,69],"authors":[46],"recommend":[47],"a":[48,84,112],"simpler":[49],"synthesis,":[50],"order":[52],"reduce":[54],"complexity":[56],"as":[57,59,83,106],"much":[58],"possible.":[60],"explained":[63],"by":[64,151],"fact":[66],"that":[67,128],"no":[71],"longer":[72],"has":[73,115],"any":[74],"fault":[75],"tolerance":[76],"facilities.":[77],"Since":[78],"implemented":[82,117],"network":[85],"XOR":[87,104],"gates,":[89],"problem":[91],"we":[92,143],"address":[93],"find":[96],"simplest":[98],"structure":[99],"using":[100],"2-input":[101],"or":[102],"3-input":[103],"gates":[105],"base":[107],"cells.":[108],"To":[109],"this":[110],"end,":[111],"search":[113],"algorithm":[114],"been":[116],"identify":[119],"parity-check":[122],"matrix":[123],"common":[124],"sets":[125],"bits":[127,161],"can":[129],"be":[130],"used":[131],"multiple":[134],"error":[135,160],"bits.":[137],"The":[138],"efficiency":[139],"solution":[142],"propose,":[144],"terms":[146],"complexity,":[148],"demonstrated":[150],"comparison":[152],"one":[156],"which":[158],"are":[162],"generated":[163],"independently.":[164]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
