{"id":"https://openalex.org/W3106805776","doi":"https://doi.org/10.1109/icstcc50638.2020.9259738","title":"Enhanced hardware shifting priority queue architecture with reduced switching activity","display_name":"Enhanced hardware shifting priority queue architecture with reduced switching activity","publication_year":2020,"publication_date":"2020-10-08","ids":{"openalex":"https://openalex.org/W3106805776","doi":"https://doi.org/10.1109/icstcc50638.2020.9259738","mag":"3106805776"},"language":"en","primary_location":{"id":"doi:10.1109/icstcc50638.2020.9259738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icstcc50638.2020.9259738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Conference on System Theory, Control and Computing (ICSTCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083805248","display_name":"George\u2010Iulian Uleru","orcid":"https://orcid.org/0000-0002-8406-0531"},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"George-Iulian Uleru","raw_affiliation_strings":["Department of Computer Engineering, \"Gheorghe Asachi\" Technical University of Ia\u015fi, Ia\u015fi, Romania"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, \"Gheorghe Asachi\" Technical University of Ia\u015fi, Ia\u015fi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024843075","display_name":"Vasile Manta","orcid":"https://orcid.org/0000-0002-5180-4151"},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Vasile Ion Manta","raw_affiliation_strings":["Department of Computer Engineering, \"Gheorghe Asachi\" Technical University of Ia\u015fi, Ia\u015fi, Romania"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, \"Gheorghe Asachi\" Technical University of Ia\u015fi, Ia\u015fi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084646497","display_name":"Andrei Stan","orcid":"https://orcid.org/0000-0002-4903-4119"},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Andrei Stan","raw_affiliation_strings":["Department of Computer Engineering, \"Gheorghe Asachi\" Technical University of Ia\u015fi, Ia\u015fi, Romania"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, \"Gheorghe Asachi\" Technical University of Ia\u015fi, Ia\u015fi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5083805248"],"corresponding_institution_ids":["https://openalex.org/I4210108695"],"apc_list":null,"apc_paid":null,"fwci":0.231,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5065331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"49","issue":null,"first_page":"685","last_page":"690"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8307085037231445},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7460838556289673},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.7269907593727112},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6836498975753784},{"id":"https://openalex.org/keywords/priority-queue","display_name":"Priority queue","score":0.6414530277252197},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5563663840293884},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.524949312210083},{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.5098661184310913},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4381321966648102},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42342475056648254},{"id":"https://openalex.org/keywords/queue-management-system","display_name":"Queue management system","score":0.4120899438858032},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37951380014419556},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3434918522834778},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3205670118331909},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.26227807998657227},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1437259316444397},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12300831079483032},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07959818840026855}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8307085037231445},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7460838556289673},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.7269907593727112},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6836498975753784},{"id":"https://openalex.org/C26951474","wikidata":"https://www.wikidata.org/wiki/Q629283","display_name":"Priority queue","level":3,"score":0.6414530277252197},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5563663840293884},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.524949312210083},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.5098661184310913},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4381321966648102},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42342475056648254},{"id":"https://openalex.org/C128220111","wikidata":"https://www.wikidata.org/wiki/Q4531011","display_name":"Queue management system","level":3,"score":0.4120899438858032},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37951380014419556},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3434918522834778},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3205670118331909},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.26227807998657227},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1437259316444397},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12300831079483032},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07959818840026855},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icstcc50638.2020.9259738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icstcc50638.2020.9259738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Conference on System Theory, Control and Computing (ICSTCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W26816055","https://openalex.org/W2088915455","https://openalex.org/W2147560171","https://openalex.org/W2169660606","https://openalex.org/W2903847165","https://openalex.org/W2907863705","https://openalex.org/W2979854933","https://openalex.org/W6601056741","https://openalex.org/W6681539732"],"related_works":["https://openalex.org/W2368961776","https://openalex.org/W1535772705","https://openalex.org/W2361230975","https://openalex.org/W2184312385","https://openalex.org/W2622283040","https://openalex.org/W2509267828","https://openalex.org/W1983551639","https://openalex.org/W147520506","https://openalex.org/W4388174918","https://openalex.org/W2077478381"],"abstract_inverted_index":{"Hardware":[0],"priority":[1,31],"queues":[2,160],"are":[3,161],"data":[4,80,102,110,123],"structures":[5],"employed":[6],"to":[7,13,54,81,94,138,233],"build":[8],"efficient":[9],"communication":[10],"infrastructures":[11],"or":[12,56],"significantly":[14],"speed":[15],"up":[16],"certain":[17],"classes":[18],"of":[19,70,74,120,180,194,228],"algorithms":[20],"such":[21],"as":[22],"task":[23],"scheduling.":[24],"This":[25,59],"paper":[26],"proposes":[27],"an":[28,142],"enhanced":[29,178,196,230],"hardware":[30],"queue":[32,76,122,152,182],"which":[33,149],"inherits":[34],"its":[35],"base":[36],"idea":[37],"from":[38],"the":[39,49,71,75,79,86,96,101,108,115,118,121,181,192,195,213,220,224,229,234],"shift":[40,51,87,103],"register":[41],"model.":[42],"The":[43,125,158,198],"designed":[44],"enhancement":[45],"aims":[46],"at":[47],"avoiding":[48,100],"costly":[50],"operation":[52,98],"needed":[53],"enqueue":[55,206],"dequeue":[57,208],"data.":[58],"is":[60,92,129,189],"achieved":[61],"by":[62,99],"using":[63,163,175],"a":[64,130,146,184],"mechanism":[65],"that":[66,133],"operates":[67],"on":[68,155],"some":[69,105],"top":[72,119],"locations":[73],"and":[77,84,177,183,203,207,216,223],"selects":[78],"be":[82,112],"read":[83],"postpones":[85],"operation.":[88,143],"A":[89],"similar":[90],"approach":[91],"used":[93],"enhance":[95],"write":[97],"in":[104,114,191],"cases":[106],"if":[107],"new":[109],"must":[111],"introduced":[113],"area":[116],"belonging":[117],"area.":[124],"basic":[126],"structural":[127],"element":[128],"storage":[131],"cell":[132],"can":[134],"decide":[135],"autonomously":[136],"how":[137],"behave":[139],"when":[140],"performing":[141],"We":[144],"developed":[145],"configurable":[147],"tool":[148],"generates":[150],"different":[151],"instances":[153],"based":[154],"specific":[156],"parameters.":[157],"generated":[159],"processed":[162],"FPGA":[164],"(Field":[165],"Programmable":[166],"Gate":[167],"Array)":[168],"flows.":[169],"Multiple":[170],"simulations":[171,199],"were":[172],"carried":[173],"out":[174],"simple":[176],"versions":[179],"significant":[185],"switching":[186],"activity":[187],"reduction":[188],"reported":[190],"case":[193],"version.":[197],"use":[200],"various":[201],"distributions":[202],"parameters":[204],"for":[205],"requests":[209],"generation.":[210],"Simulations":[211],"prove":[212,219],"functional":[214],"correctness":[215],"synthesis":[217],"reports":[218],"power":[221],"efficiency":[222],"moderate":[225],"resource":[226],"overhead":[227],"version":[231],"compared":[232],"baseline.":[235]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}