{"id":"https://openalex.org/W4386248618","doi":"https://doi.org/10.1109/icsse58758.2023.10227173","title":"FPGA Implementation of Floating Point Linear Programming","display_name":"FPGA Implementation of Floating Point Linear Programming","publication_year":2023,"publication_date":"2023-07-27","ids":{"openalex":"https://openalex.org/W4386248618","doi":"https://doi.org/10.1109/icsse58758.2023.10227173"},"language":"en","primary_location":{"id":"doi:10.1109/icsse58758.2023.10227173","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icsse58758.2023.10227173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on System Science and Engineering (ICSSE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007305393","display_name":"Chih\u2013Chung Hsu","orcid":"https://orcid.org/0000-0002-2083-4438"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chih-Chung Hsu","raw_affiliation_strings":["National Taiwan University of Science and Technology,Department of Electronic and Computer Engineering,Taipei,Taiwan R.O.C","Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan R.O.C"],"affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology,Department of Electronic and Computer Engineering,Taipei,Taiwan R.O.C","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan R.O.C","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009788338","display_name":"Pei\u2010Jun Lee","orcid":"https://orcid.org/0000-0003-2010-0853"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pei-Jun Lee","raw_affiliation_strings":["National Taiwan University of Science and Technology,Department of Electronic and Computer Engineering,Taipei,Taiwan R.O.C","Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan R.O.C"],"affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology,Department of Electronic and Computer Engineering,Taipei,Taiwan R.O.C","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan R.O.C","institution_ids":["https://openalex.org/I154864474"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007305393"],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09045088,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"145","issue":null,"first_page":"152","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8246651291847229},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8236560821533203},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.6863330602645874},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6677272319793701},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6468515396118164},{"id":"https://openalex.org/keywords/simplex-algorithm","display_name":"Simplex algorithm","score":0.6103883981704712},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5259929895401001},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4881942868232727},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4353683590888977},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.4326726496219635},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3805410861968994},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3676695227622986},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3300836980342865},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3274557590484619},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07963612675666809}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8246651291847229},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8236560821533203},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.6863330602645874},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6677272319793701},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6468515396118164},{"id":"https://openalex.org/C144521790","wikidata":"https://www.wikidata.org/wiki/Q134164","display_name":"Simplex algorithm","level":3,"score":0.6103883981704712},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5259929895401001},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4881942868232727},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4353683590888977},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.4326726496219635},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3805410861968994},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3676695227622986},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3300836980342865},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3274557590484619},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07963612675666809},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsse58758.2023.10227173","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icsse58758.2023.10227173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on System Science and Engineering (ICSSE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320331164","display_name":"National Science and Technology Council","ror":"https://ror.org/00wnb9798"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1016544683","https://openalex.org/W1649758727","https://openalex.org/W1988006935","https://openalex.org/W2026445983","https://openalex.org/W2076680677","https://openalex.org/W2091364465","https://openalex.org/W2144946856","https://openalex.org/W6636949950"],"related_works":["https://openalex.org/W2133667137","https://openalex.org/W2380756614","https://openalex.org/W2371762379","https://openalex.org/W4295094535","https://openalex.org/W4283583523","https://openalex.org/W4291914418","https://openalex.org/W4214624958","https://openalex.org/W2977992986","https://openalex.org/W2541658314","https://openalex.org/W2477407501"],"abstract_inverted_index":{"Linear":[0],"programming":[1,60],"is":[2,43,77],"often":[3],"applied":[4],"in":[5,12,65],"real-life":[6],"situations":[7],"and":[8,54],"computer":[9],"science,":[10],"particularly":[11],"various":[13],"resource":[14],"allocation":[15],"problems,":[16],"such":[17],"as":[18],"optimizing":[19],"the":[20,29,44,87,93,102,109],"production":[21],"of":[22,32,108,112],"machines":[23],"that":[24,91],"produce":[25],"different-priced":[26],"products":[27],"within":[28],"same":[30],"unit":[31],"time":[33,104],"or":[34],"integrated":[35],"circuit":[36,84],"(IC)":[37],"layout":[38],"optimization.":[39],"The":[40,97],"Simplex":[41,88],"algorithm":[42,89],"most":[45],"commonly":[46],"used":[47],"core":[48],"algorithm,":[49],"known":[50],"for":[51,86],"its":[52],"robustness":[53],"high":[55],"scalability.":[56],"However,":[57],"since":[58],"linear":[59],"models":[61],"usually":[62],"store":[63],"variables":[64],"floating-point":[66],"format":[67],"to":[68],"maintain":[69],"accuracy,":[70],"processing":[71],"them":[72],"on":[73,126],"an":[74],"FPGA":[75,115,128],"platform":[76],"difficult.":[78],"This":[79],"paper":[80],"proposes":[81],"a":[82],"logic":[83],"design":[85],"model":[90],"uses":[92],"IEEE-754":[94],"single-precision":[95],"format.":[96],"proposed":[98],"method":[99],"significantly":[100],"accelerates":[101],"solving":[103],"by":[105],"taking":[106],"advantage":[107],"high-speed":[110],"computation":[111],"FPGA.":[113],"Since":[114],"IP":[116],"Cores":[117],"are":[118],"not":[119],"used,":[120],"these":[121],"algorithms":[122],"can":[123],"be":[124],"implemented":[125],"any":[127],"platform.":[129]},"counts_by_year":[],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}